A Fault-Tolerant Routing Algorithm Based on BIST for 2D-Mesh Network-on-Chip without Using Virtual Channels

YAO Lei; CAI Jue-ping; LI Zan; ZHANG Hai-lin; WANG Shao-Li

doi:10.3969/j.issn.0372-2112.2012.05.019

您当前的位置：

首页 >

文章列表页 >

A Fault-Tolerant Routing Algorithm Based on BIST for 2D-Mesh Network-on-Chip without Using Virtual Channels

更新时间：2025-07-16

- A Fault-Tolerant Routing Algorithm Based on BIST for 2D-Mesh Network-on-Chip without Using Virtual Channels
- Acta Electronica Sinica Vol. 40, Issue 5, Pages: 983-989(2012)
- 作者机构：
  
  1. 宽带隙半导体国家重点实验室,陕西,西安,710071
  2. 西安电子科技大学综合业务网国家重点实验室,陕西,西安,710071
  3. 宽带隙半导体国家重点实验室,陕西,西安,710071
  4. 西安电子科技大学综合业务网国家重点实验室,陕西,西安,710071
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2012.05.019
  CLC： TP302
- Published：2012
- 稿件说明：
移动端阅览
YAO Lei, CAI Jue-ping, LI Zan, et al. A Fault-Tolerant Routing Algorithm Based on BIST for 2D-Mesh Network-on-Chip without Using Virtual Channels[J]. Acta Electronica Sinica, 2012, 40(5): 983-989.
DOI：

YAO Lei, CAI Jue-ping, LI Zan, et al. A Fault-Tolerant Routing Algorithm Based on BIST for 2D-Mesh Network-on-Chip without Using Virtual Channels[J]. Acta Electronica Sinica, 2012, 40(5): 983-989. DOI： 10.3969/j.issn.0372-2112.2012.05.019.

摘要

在Zhang's算法绕行思想的基础上

提出了一种2D-Mesh结构片上网络无虚通道容错路由算法

用于解决多故障节点情况下片上网络的无虚通道容错路由问题.算法利用内建自测试机制获取故障区域的位置信息

通过优化绕行策略来均衡故障区域周围链路的负载并减少部分数据的绕行距离.针对8×8的2D-Mesh网络的仿真表明

与Chen's算法相比

在故障区域大小为2×2

网络时延为70 cycles的情况下

随着故障区域位置的变化所提算法可提高1.2%到4.8%的网络注入率.且随着故障区域面积的扩大

所提算法在减少通信时延

提高网络吞吐量方面的作用更为明显.

Abstract

To solve fault-tolerant problem in 2D-Mesh Network-on-Chip (NoC) with more than one fault node

a novel fault-tolerant routing algorithm without virtual channels is proposed on the basis of Zhang's algorithm.The algorithm use Built-in Self Test (BIST) mechanism to get fault nodes'location information.Then

by optimizing the fault-tolerant strategy

the traffic loads on the boundaries of fault region can be balanced and the transmission distance of the packets routing around the faults is shortened.Simulation results in 8×8 2D-Mesh NoC show that

as the change of fault block in position

the proposed algorithm can improve network injection rate by 1.2% to 4.8% compared to Chen's algorithm when the fault region is 2×2

network latency is 70 cycles.Moreover

with the increase in area of the fault region

proposed algorithm provides a better performance in reducing communication latency and increasing network throughput.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Threshold Byzantine Quorum System and Distributed Storage

Degree of Fault-Tolerance and Intrusion-Tolerance for Topologies of Wireless Sensor Networks

Automatic Error Correcting Hardware Implementation of AES Algorithm

Network Monitor Based Dynamic Fault-Tolerant Routing for Application-Specific Network on Chip

Research on Network Dependability Analysis Methods Based on Stochastic Petri Net

Related Author

GUO Yuan-bo

WANG Liang-min

MA Jian-feng

ZHANG Wei

WANG Chao

MA Jian-feng

WANG Liang-min

ZHANG Huan-guo

Related Institution

The School of Electronic TechonologyInformation Engineering University of PLAZhengzhouHenan 450004China

Engineering Institute of the Armed PoliceXi'anShaanxi 710086China

Key Laboratory of Computer Network and Information Security under Ministry of EducationXidian UniversityXi'anShaanxi 710071China

The School of Electronic Techonology,Information Engineering University of PLA

Engineering Institute of the Armed Police

⁰