Reliability Estimation of Sequential Circuit Based on Probabilistic Transfer Matrices

OUYANG Cheng-tian; JIANG Jian-hui

doi:10.3969/j.issn.0372-2112.2013.01.30

您当前的位置：

首页 >

文章列表页 >

Reliability Estimation of Sequential Circuit Based on Probabilistic Transfer Matrices

更新时间：2025-07-16

- Reliability Estimation of Sequential Circuit Based on Probabilistic Transfer Matrices
- Acta Electronica Sinica Vol. 41, Issue 1, Pages: 171-177(2013)
- 作者机构：
  
  1. 同济大学软件学院,上海,201804
  2. 江西理工大学信息工程学院,江西,赣州,341000
  3. 同济大学软件学院上海,201804
  4. 江西理工大学信息工程学院江西赣州,341000
- 作者简介：
- 基金信息：
  
  National Natural Science Foundation of China (No.60903033)
- DOI：10.3969/j.issn.0372-2112.2013.01.30
  CLC： TP302.8
- Published：2013
- 稿件说明：
移动端阅览
OUYANG Cheng-tian, JIANG Jian-hui. Reliability Estimation of Sequential Circuit Based on Probabilistic Transfer Matrices[J]. Acta Electronica Sinica, 2013, 41(1): 171-177.
DOI：

OUYANG Cheng-tian, JIANG Jian-hui. Reliability Estimation of Sequential Circuit Based on Probabilistic Transfer Matrices[J]. Acta Electronica Sinica, 2013, 41(1): 171-177. DOI： 10.3969/j.issn.0372-2112.2013.01.30.

摘要

传统的概率转移矩阵(Probabilistic Transfer Matrix

PTM)方法是一种能够比较精确地估计软差错对门级电路可靠度影响的方法

但现有的方法只适用于组合逻辑电路的可靠度估计.本文提出基于PTM的时序电路可靠度估计方法(reliability estimation of Sequential circuits based on PTM

S-PTM)

先把待评估时序电路划分为输出逻辑模块和次态逻辑模块

然后用本文提出的时序电路PTM计算模型得到电路的PTM

最后根据输入信号的概率分布计算出时序电路的可靠度.用ISCAS 89基准电路为对象进行实验和验证

实验表明所提方法是准确和合理的.

Abstract

Traditional method based on probabilistic transfer matrices (PTM) for estimate the effects of soft errors on gate level circuit reliability can only be used for combinational circuits.In this paper

a method for reliability estimation of sequential circuit based on PTM (S-PTM) is proposed.A sequential circuitis divided into an output logic module and a next state logic module

then the PTM of the sequential circuit is calculated by deduction employing the proposed PTM calculation model for sequential circuits in the paper.Considering probability distribution of the circuit inputs

the reliability of overall circuit is estimated.Experimental results on ISCAS 89 benchmark circuits show that our method is efficient.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The F-PTM method of Reliability Estimation for Flip-Flops

A Serial Method of Circuit Reliability Calculation Based on Probabilistic Transfer Matrix

Implementation of the Dual-Edge Triggered JK Flip-Flop Based on QCA

Double Jump JK Flip-Flop and Multiple Jump Sequential Circuits

Performance Analysis and Design of Full Adder in Quantum-dot Cellular Automata

Related Author

OUYANG Cheng-tian

WANG Xi

WANG Zhen

JIANG Jian-hui

DU Hua-kun

Uuml

Hong-jun

Related Institution

School of Software Engineering Tongji University Shanghai China

Faculty of Information Engineering Jiangxi University of Science and Technology Ganzhou Jiangxi China

Department of Computer Science and Technology, Tongji University

School of Electronic Science and Applied Physics, Hefei University of Technology

Heilongjiang University,Haerbin

⁰