您当前的位置:
首页 >
文章列表页 >
Design on Data Plane of Programmable Hardware-Based Virtual Router
更新时间:2025-07-16
    • Design on Data Plane of Programmable Hardware-Based Virtual Router

    • Acta Electronica Sinica   Vol. 41, Issue 7, Pages: 1268-1272(2013)
    • DOI:10.3969/j.issn.0372-2112.2013.07.004    

      CLC: TP393.1
    • Published:2013

    移动端阅览

  • LIU Zhong-jin, LI Yong, YANG Mao, et al. Design on Data Plane of Programmable Hardware-Based Virtual Router[J]. Acta Electronica Sinica, 2013, 41(7): 1268-1272. DOI: 10.3969/j.issn.0372-2112.2013.07.004.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1492

下载量

3

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A Survey of Research on Real-Time Dual-OS Architecture for Embedded Platform
The OS Hidden Object Detection Technology Based on Fast Semantic Repair
Enabling Fast Packet Processing for NFV via Programmable Hardware Acceleration
Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture

Related Author

GUAN Yong
SHI Zhi-ping
MENG Zi-qi
ZHANG Qian-ying
ZHANG Mei-yu
LI Yong-gang
SUN Bing-yu
WU Yun

Related Institution

College of Information Engineering, Capital Normal University, Beijng
Beijing Advanced Innovation Center for Imaging Technology
Beijing Key Laboratory of Light Industrial Robot and Safety Verification
Beijing Key Laboratory of Electronic System Reliability Technology
College of Information Engineering Capital Normal University Beijng China
0