您当前的位置:
首页 >
文章列表页 >
Supporting Transaction Nesting in Hardware Transactional Memory
更新时间:2025-07-16
    • Supporting Transaction Nesting in Hardware Transactional Memory

    • Acta Electronica Sinica   Vol. 42, Issue 1, Pages: 130-136(2014)
    • DOI:10.3969/j.issn.0372-2112.2014.01.021    

      CLC: TP302
    • Published:2014

    移动端阅览

  • LIU Yi, WU Ming-yu, WANG Yong-hui, et al. Supporting Transaction Nesting in Hardware Transactional Memory[J]. Acta Electronica Sinica, 2014, 42(1): 130-136. DOI: 10.3969/j.issn.0372-2112.2014.01.021.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

2

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Transactional Memory Architecture Supporting I/O Operations within Transactions

Related Author

LIU Yi
LI Ming-xiu
ZHANG Xin
LI He
JIAO Lin
QIAN De-pei

Related Institution

School of Computer,Beihang University
Department of Computer,Xi’an Jiaotong University
School of ComputerBeihang UniversityBeijing 100083China
Department of ComputerXi’an Jiaotong UniversityXi’anShaanxi 710049China
0