FPGA Implementation of High Speed and High Precision Direct Digital Frequency Synthesizer Based on Parallel_CORDIC

QI Yan-jie; LIU Zhang-fa

doi:10.3969/j.issn.0372-2112.2014.07.023

您当前的位置：

首页 >

文章列表页 >

FPGA Implementation of High Speed and High Precision Direct Digital Frequency Synthesizer Based on Parallel_CORDIC

更新时间：2025-07-16

- FPGA Implementation of High Speed and High Precision Direct Digital Frequency Synthesizer Based on Parallel_CORDIC
- Acta Electronica Sinica Vol. 42, Issue 7, Pages: 1392-1397(2014)
- 作者机构：
  
  北京交通大学电子信息工程学院,北京,100044
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2014.07.023
  CLC： TN911.23
- Published：2014
- 稿件说明：
移动端阅览
QI Yan-jie, LIU Zhang-fa. FPGA Implementation of High Speed and High Precision Direct Digital Frequency Synthesizer Based on Parallel_CORDIC[J]. Acta Electronica Sinica, 2014, 42(7): 1392-1397.
DOI：

QI Yan-jie, LIU Zhang-fa. FPGA Implementation of High Speed and High Precision Direct Digital Frequency Synthesizer Based on Parallel_CORDIC[J]. Acta Electronica Sinica, 2014, 42(7): 1392-1397. DOI： 10.3969/j.issn.0372-2112.2014.07.023.

摘要

本文提出了一种直接数字频率合成器（DDFS）的设计，以Parallel_CORDIC（COrdinate Rotation Digital Computer）算法模块替代传统的查找表方式，实现了相位与幅度的一一对应，输出相位完全正交的正余弦波形；同时应用旋转角度预测及4：2的进位保存加法器（CSA）技术，将速度比传统CORDIC算法提高41.7%，精度提高到10

-4

.最后以Xilinx的FPGA硬件实现整个设计.

Abstract

The design of a direct digital frequency synthesizer (DDFS) is proposed in this paper.Parallel_CORDIC (Cordinate Rotation Digital Computer) algorithm module is used to replace the traditional look-up table method

the phase and amplitude of a one-to-one correspondence is realized

and outputs are sine and cosine waveforms that completely orthogonal in phase.The angle prediction and 4:2 Carry Save Adder (CSA) technologies are also applied in the design

the calculation speed is 41.7% faster than the traditional CORDIC algorithm and the accuracy is improved to 10

-4

.Finally

the whole design is implemented based on Xilinx FPGA development board.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Operator Fusion Method and Hardware Architecture Design Based on Non-Standard Operators

Multi-Hop Clock Synchronization Algorithm and System Implementation Based on IEEE 802.1AS

An Improved Attention Mechanism Algorithm Model and Hardware Aceleration Design Method

Verification of FPGA Encryption Protection Design Based on Laser Injection

Design and Optimization of Target Detection Accelerator Based on Winograd Algorithm

Related Author

WANG Ying

GAO Lan

ZHANG Zhe

LIU Xin

WU Yi-xiong

ZHANG Wei-gong

ZHAO Guo-feng

WEI Rui-peng

Related Institution

Faculty of Software Technologics, Shanxi Agricultural University

School of Mathematical Science, Capital Normal University

College of Information Engineering, Capital Normal University

School of Communications and Information Engineering， Chongqing University of Posts and Telecommunications

School of Mathematical Science， Capital Normal University

⁰