This paper presents a high-speed backplane transmitter with an equalizer that can be reconfigured to baud rate finite-impulse-response(FIR)data center 2-level pulse amplitude modulated(2-PAM)and 4-level pulse amplitude modulated(4-PAM)equalizer
edge equalizer
and duobinary equalizer.Equations to optimize the equalizer design are introduced.A test chip has been designed in 90nm CMOS.Experimental results on a 40in backplane at 10 gigabits-per-second(Gbps)match the theoretical analysis.The transmitter consumes 70.3mW of power from a 1.2V supply while driving 500mV peak to peak voltage.