Multi-Buffer Location Selection Algorithm for Concurrent Trace Data Flows

GAO Jian-liang; LI Xin; WANG Jian-xin

doi:10.3969/j.issn.0372-2112.2014.11.028

您当前的位置：

首页 >

文章列表页 >

Multi-Buffer Location Selection Algorithm for Concurrent Trace Data Flows

更新时间：2025-07-16

- Multi-Buffer Location Selection Algorithm for Concurrent Trace Data Flows
- Acta Electronica Sinica Vol. 42, Issue 11, Pages: 2310-2313(2014)
- 作者机构：
  
  中南大学信息科学与工程学院,湖南,长沙,410083
- 作者简介：
- 基金信息：
  
  National Natural Science Foundation of China (No.61106036)
- DOI：10.3969/j.issn.0372-2112.2014.11.028
  CLC： TN911.23
- Published：2014
- 稿件说明：
移动端阅览
GAO Jian-liang, LI Xin, WANG Jian-xin. Multi-Buffer Location Selection Algorithm for Concurrent Trace Data Flows[J]. Acta Electronica Sinica, 2014, 42(11): 2310-2313.
DOI：

GAO Jian-liang, LI Xin, WANG Jian-xin. Multi-Buffer Location Selection Algorithm for Concurrent Trace Data Flows[J]. Acta Electronica Sinica, 2014, 42(11): 2310-2313. DOI： 10.3969/j.issn.0372-2112.2014.11.028.

摘要

为了验证多核芯片的正确性

通常需要同时观测不同芯核上的多组信号.如何实时处理并发追踪中多组数据流已经成为多核芯片硅后功能验证所面临的关键挑战之一.本文提出了一种基于映射的自调节缓存选址(Map-Based Self-Regulation Location Selection

MSLS)算法

该算法通过优化多缓存选址

在片上网络通信带宽限制下保证了并发追踪数据流能够实时存储

同时降低了追踪数据流传输能耗.实验结果表明了该方法的有效性.

Abstract

With the development of multi-core processors

it becomes a key problem to transmit concurrent trace data simultaneously to on-chip buffer under bandwidth constraint.To deal with the problem

we propose a Map-based Self-regulation Location Selection (MSLS) algorithm.This algorithm locates multiple trace buffers in interconnection fabrics under the bandwidth constraint

and reduces the average distance between trace sources and trace buffers.Experimental results show our algorithm can achieve high efficiency for post-silicon debug.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

MRNDA: A Multicast Mechanism for Resource-Constrained Noc-Based Deep Neural Network Accelerators

Ant Colony Chaos Genetic Algorithm for Mapping Task Graphs to a Network on Chip

Cluster Generation Algorithm for Hierarchical Networks-on-Chip Architecture

A Fault-Tolerant Routing Algorithm Aiming at a Path Fault and Local Congestion in NoC

Related Author

LI Jian-hua

OUYANG Yi-ming

WANG Qi

TANG Fei-yang

ZHOU Wu

YIN Ya-ming

FONT face

Related Institution

School of Computer Science and Information Engineering， Hefei University of Technology

School of Microelectronics，Hefei University of Technology

Computer School,National University of Defense Technology

Institute of VLSI Design,Nanjing University

Microprocessor Research and Development Center,Peking University

⁰