您当前的位置:
首页 >
文章列表页 >
Technology Mapping of FPGA on-Chip-RAM in RTL Synthesis
更新时间:2025-07-16
    • Technology Mapping of FPGA on-Chip-RAM in RTL Synthesis

    • Acta Electronica Sinica   Vol. 44, Issue 11, Pages: 2660-2667(2016)
    • DOI:10.3969/j.issn.0372-2112.2016.11.014    

      CLC: TN47
    • Published Online:25 November 2016

      Published:2016

    移动端阅览

  • LI Yan, ZHANG Dong-xiao, YU Fang. Technology Mapping of FPGA on-Chip-RAM in RTL Synthesis[J]. Acta Electronica Sinica, 2016, 44(11): 2660-2667. DOI: 10.3969/j.issn.0372-2112.2016.11.014.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

428

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An FPGA Robust Technology Mapping Method
A Technology Mapping Algorithm for Area Optimization under Delay Constraint
Boolean Operation Based Structure Matching Approach for Technology Mapping

Related Author

FONT
YU Jian-de
WANG Yuan
CHEN Li-guang
WANG Jian
LAI Jin-mei
SHAO Yun
XIE Ding

Related Institution

ASIC and System State Key laboratory, Fudan University
State Key Laboratory of ASIC and System, Fudan University
Department of Computer,Changsha Institute of Technology
P&DP Lab. National University of Defense Technology
  410073  
0