您当前的位置:
首页 >
文章列表页 >
Research on Method of Formal Design and Verification of Memory Management Based on Microkernel Architecture
更新时间:2025-07-16
    • Research on Method of Formal Design and Verification of Memory Management Based on Microkernel Architecture

    • Acta Electronica Sinica   Vol. 45, Issue 1, Pages: 251-256(2017)
    • DOI:10.3969/j.issn.0372-2112.2017.01.035    

      CLC: TP316
    • Published Online:25 January 2017

      Published:2017

    移动端阅览

  • QIAN Zhen-jiang, LIU Yong-jun, YAO Yu-feng, et al. Research on Method of Formal Design and Verification of Memory Management Based on Microkernel Architecture[J]. Acta Electronica Sinica, 2017, 45(1): 251-256. DOI: 10.3969/j.issn.0372-2112.2017.01.035.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

602

下载量

2

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

VMFS: A Unified Persistent Memory Management System
Algorithms for Deriving Minimum Unsatisfiable Boolean Subformulae
Property Generation Method for Model Checking on Clock Domain Crossing Design
Model Checking on Clock Domain Crossing Design of System-on-Chip
A Multi-Protection Domains Process Model and Its Implementation

Related Author

HU Ze-rui
ZHAO Sheng
SHI Wen-jie
WANG Gang
LIU Xiao-guang
ZHANG Jia-chen
LI Si-kun
SHEN Sheng-yu

Related Institution

College of Computer Science, Nankai University
Tianjin Key Laboratory of Network and Data Security Technology
School of Computer Science,National University of Defense Technology
Micro-Processor Research and Development Center,Peking University
State Key Laboratory for Novel Software TechnologyNanjing UniversityNanjingJiangsu 210093China
0