Research of High-Efficient Block Cipher Processor Based on Stream Architecture

WANG Shou-cheng; YAN Ying-jian; XU Jin-hui

doi:10.3969/j.issn.0372-2112.2017.04.024

您当前的位置：

首页 >

文章列表页 >

Research of High-Efficient Block Cipher Processor Based on Stream Architecture

更新时间：2025-07-16

- Research of High-Efficient Block Cipher Processor Based on Stream Architecture
- Acta Electronica Sinica Vol. 45, Issue 4, Pages: 937-943(2017)
- 作者机构：
  
  解放军信息工程大学,河南,郑州,450001
- 作者简介：
- 基金信息：
  
  National Natural Science Foundation of China (No.61404175)
- DOI：10.3969/j.issn.0372-2112.2017.04.024
  CLC： TP309.7
- Published Online：25 April 2017，
  
  Published：2017
- 稿件说明：
移动端阅览
WANG Shou-cheng, YAN Ying-jian, XU Jin-hui. Research of High-Efficient Block Cipher Processor Based on Stream Architecture[J]. Acta Electronica Sinica, 2017, 45(4): 937-943.
DOI：

WANG Shou-cheng, YAN Ying-jian, XU Jin-hui. Research of High-Efficient Block Cipher Processor Based on Stream Architecture[J]. Acta Electronica Sinica, 2017, 45(4): 937-943. DOI： 10.3969/j.issn.0372-2112.2017.04.024.

摘要

针对现有密码处理器存在的问题，借鉴流处理器架构，提出了高效能的可重构分组密码流处理器架构.该架构采用层次化设计思想，通过分块式本地寄存器组的数据组织方式和共享拼接使用运算单元机制，实现了软件流水和硬件流水的协同工作，能够挖掘分组内和分组间的指令级并行性并提高功能单元的利用率.在65nm CMOS工艺下对架构进行了综合仿真，并经过了大量算法映射.实验结果证明，该架构在CBC和ECB加密模式下均具有良好的加密性能.与其他密码处理器相比，该架构具有小面积、高效能的特点.

Abstract

To solve the existing problem of the cipher processor

high-efficiency reconfigurable block cipher processor based on stream architecture was proposed.Through the efficient data organization and flexible cipher computing units

the processor that adopts the design conception of hierarchy achieves the cooperation of software and hardware pipeline

develops instruction level parallelism in a block and among multiple blocks and improves the utilization rate of functional units.The processor was simulated and synthesized in 65nm CMOS process.The mapping results of typical block cipher algorithms show that it has high encryption performance both in CBC and ECB mode.Compared with other cryptographic processors

this processor has the advantage of small-area and high-efficiency.

关键词

Keywords

references

Views

339

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

Research on Reconfigurable NTT Arithmetic Unit and Efficient Scheduling Algorithm for Lattice Post-Quantum Cryptography

Research on Energy-Efficient Parallel Sampling Algorithm and Hardware Architecture for Lattice-Based Post-Quantum Ciphers

Design of Multimode Reconfigurable Low Noise Amplifier for UWB Applications

Research and Functional Verification of Integrated Programmable Photonic Chips

Related Author

FENG Xiao

LI Wei

DAI Zi-bin

MA Chao

LI Gong-li

FU Qiu-xing

LI Wei

BIE Meng-ni

Related Institution

State Key Laboratory of Special Integrated Circuit and System, Fudan University

PLA Information Engineering University Zhengzhou Henan China

State Key Laboratory of Special Integrated Circuit and System Fudan University Shanghai China

University of Information Engineering

School of Science, Xi’an Polytechnic University

⁰