A Configurable SDN Dataplane Based on Linkage Between Parsing and Executing

SUN Peng-hao; LAN Ju-long; HU Yu-xiang; DUAN Tong

doi:10.3969/j.issn.0372-2112.2017.05.012

您当前的位置：

首页 >

文章列表页 >

A Configurable SDN Dataplane Based on Linkage Between Parsing and Executing

更新时间：2025-07-16

- A Configurable SDN Dataplane Based on Linkage Between Parsing and Executing
- Acta Electronica Sinica Vol. 45, Issue 5, Pages: 1103-1108(2017)
- 作者机构：
  
  国家数字交换系统工程技术研究中心,河南,郑州,450002
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2017.05.012
  CLC： TP393
- Published Online：25 May 2017，
  
  Published：2017
- 稿件说明：
移动端阅览
SUN Peng-hao, LAN Ju-long, HU Yu-xiang, et al. A Configurable SDN Dataplane Based on Linkage Between Parsing and Executing[J]. Acta Electronica Sinica, 2017, 45(5): 1103-1108.
DOI：

SUN Peng-hao, LAN Ju-long, HU Yu-xiang, et al. A Configurable SDN Dataplane Based on Linkage Between Parsing and Executing[J]. Acta Electronica Sinica, 2017, 45(5): 1103-1108. DOI： 10.3969/j.issn.0372-2112.2017.05.012.

摘要

当前互联网技术发展迅速，新型网络协议的不断出现，要求网络转发设备能够及时提供对新协议的支持.目前，软件定义网络要兼顾可编程协议解析和数据转发性能仍然面临诸多困难.对此，本文提出了基于解析和执行联动结构的可编程数据平面（CLIPE），通过在硬件的解析器上部署用户可定义模块，可实时更新硬件中解析逻辑中的协议多叉树，从而实现协议解析的用户定制性；并且，通过解析器和动作执行器联动的创新结构，减少了整个处理架构的冗余性，从而减小动作执行时延，提高了硬件资源利用率，与现有方案相比，节约了11%的逻辑资源和24%的BRAM资源.最后，本文基于NetFPGA-10G板卡完成了本方案的原型机实现.

Abstract

With the development of Internet technology

novel types of protocol emerges one by one

which requires basic functional support from dataplane equipment.By now

SDN (Software Defined Networking) still has difficulty achieving both programmable protocol parsing and high forwarding performance.This paper proposes a Configurable dataplane based on LInkage between Parsing and Executing (CLIPE).By installing a user-configurable module in parser

CLIPE can achieve real-time update of multi-way tree in protocol parsing

thus making parsing protocol a user-configurable process.Besides

with the linkage between parser and action executer

the redundancy of overall architecture is reduced

as a result of which action delay and resource utilization are improved.Based on NetFPGA-10G board

the prototype of this architecture is implemented

and compared to other schemes such as EPC and POF

the advantage of resource utilization and forwarding rate is proved.

关键词

Keywords

references

Views

879

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Resource Optimization Towards Fully-Programmable Network Dataplane

A Reconfigurable Dataplane Enabling Network Function Evolution

A Programmable Heterogeneous Chip Designed for Video Bridging

Programmable Mixed-Signal CMOS Square-Wave Delayer with Pico-Second Precision

Related Author

SHEN Juan

LIU Shi-ran

WANG Pan-feng

CAI Yi-ci

SHI Bing-xue

LIN Gu

ZHANG Wen-feng

XU He-gen

Related Institution

Department of Computer Science and Technology, Tsinghua University

Hercules Microelectronics, Co., Ltd.

Institute of Microelectronics,Tsinghua University

School of Electronics and Information Engineering, Tongji University

Cybernet Systems Corporation Limited, Tokyo, 1010022

⁰