Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

FENG Xiao; LI Wei; DAI Zi-bin; MA Chao; LI Gong-li

doi:10.3969/j.issn.0372-2112.2017.06.005

您当前的位置：

首页 >

文章列表页 >

Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

更新时间：2025-07-16

- Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher
- Acta Electronica Sinica Vol. 45, Issue 6, Pages: 1311-1320(2017)
- 作者机构：
  
  1. 解放军信息工程大学,河南,郑州,450000
  2. 复旦大学专用集成电路与系统国家重点实验室,上海,20123
  3. 解放军信息工程大学,河南,郑州,450000
  4. 复旦大学专用集成电路与系统国家重点实验室,上海,20123
- 作者简介：
- 基金信息：
  
  National Natural Science Foundation of China (No.61404175)
- DOI：10.3969/j.issn.0372-2112.2017.06.005
  CLC： TN492
- Published Online：25 June 2017，
  
  Published：2017
- 稿件说明：
移动端阅览
FENG Xiao, LI Wei, DAI Zi-bin, et al. Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher[J]. Acta Electronica Sinica, 2017, 45(6): 1311-1320.
DOI：

FENG Xiao, LI Wei, DAI Zi-bin, et al. Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher[J]. Acta Electronica Sinica, 2017, 45(6): 1311-1320. DOI： 10.3969/j.issn.0372-2112.2017.06.005.

摘要

现有的可重构分组密码实现结构中，专用指令处理器吞吐率不高，阵列结构资源利用率低、算法映射过程复杂.为此，设计了分组密码可重构异构多核并行处理架构RAMCA（Reconfigurable Asymmetrical Multi-Core Architecture），分析了典型SP（AES-128）、Feistel（SMS4）、L-M（IDEA）及MISTY（KASUMI）结构算法在RAMCA上的映射过程.在65nm CMOS工艺下完成了逻辑综合和功能仿真.实验表明，RAMCA工作频率可达到1GHz，面积约为1.13mm

，消除工艺影响后，对各分组密码算法的运算速度均高于现有专用指令处理器以及Celator、RCPA和BCORE等阵列结构密码处理系统.

Abstract

Among the existing reconfigurable block cipher hardware structures

the special instruction processor does not achieve high throughput rate

while resource utilization of the reconfigurable block cipher processing array is low and mapping process is very complicated.Therefore

the reconfigurable asymmetrical multi-core architecture (RAMCA) for block cipher was designed.Mapping processes of typical structures

which were SP (AES-128)

Feistel (SMS4)

L-M (IDEA) and MISTY (KASUMI)

was analyzed.Hardware implementation was designed and synthesized in a 65nm CMOS process.The experimental area is about 1.13sq mm while frequency reaches 1GHz.After the influence of the process is eliminated

the performance of RAMCA is higher than that of other special instruction processors and most of the reconfigurable block cipher processing arrays

such as Celator

RCPA

BCORE

etc.

关键词

Keywords

references

Views

491

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research of High-Efficient Block Cipher Processor Based on Stream Architecture

Research on Reconfigurable NTT Arithmetic Unit and Efficient Scheduling Algorithm for Lattice Post-Quantum Cryptography

Research on Energy-Efficient Parallel Sampling Algorithm and Hardware Architecture for Lattice-Based Post-Quantum Ciphers

Design of Multimode Reconfigurable Low Noise Amplifier for UWB Applications

Research and Functional Verification of Integrated Programmable Photonic Chips

Related Author

WANG Shou-cheng

YAN Ying-jian

XU Jin-hui

FU Qiu-xing

LI Wei

BIE Meng-ni

CHEN Tao

NAN Long-mei

Related Institution

University of Information Engineering

School of Science, Xi’an Polytechnic University

Engineering Research Center of Flexible Radiation Protection Technology of Universities of Shaanxi Province

Shenzhen New Radio Technology Co., Ltd.

Silicon Photonics Center， United Microelectronics Center Co.， Ltd

⁰