Performance Model for Multicore Processor Based on Extended Amdahl's Law

FENG Xiao; DAI Zi-bin; CAI Lu-ting; LI Wei

doi:10.3969/j.issn.0372-2112.2017.06.021

您当前的位置：

首页 >

文章列表页 >

Performance Model for Multicore Processor Based on Extended Amdahl's Law

更新时间：2025-07-16

- Performance Model for Multicore Processor Based on Extended Amdahl's Law
- Acta Electronica Sinica Vol. 45, Issue 6, Pages: 1424-1430(2017)
- 作者机构：
  
  1. 解放军信息工程大学,河南,郑州,450000
  2. 复旦大学专用集成电路与系统国家重点实验室,上海,200137
- 作者简介：
- 基金信息：
  
  National Natural Science Foundation of China (No.61404175)
- DOI：10.3969/j.issn.0372-2112.2017.06.021
  CLC： TN492
- Published：2017
- 稿件说明：
移动端阅览
FENG Xiao, DAI Zi-bin, CAI Lu-ting, et al. Performance Model for Multicore Processor Based on Extended Amdahl's Law[J]. Acta Electronica Sinica, 2017, 45(6): 1424-1430.
DOI：

FENG Xiao, DAI Zi-bin, CAI Lu-ting, et al. Performance Model for Multicore Processor Based on Extended Amdahl's Law[J]. Acta Electronica Sinica, 2017, 45(6): 1424-1430. DOI： 10.3969/j.issn.0372-2112.2017.06.021.

摘要

通过引入应用程序并行特征、通信开销、资源限制等因素，建立了基于Amdahl定律扩展的多核处理器性能模型.通过模型参数仿真，搜索面向特定应用的多核处理器设计空间，得出如下规律：增大计算核心规模可实现超线性加速比；结构应优先选择异构结构；设计多进程、大容量的共享通信区可降低核间通信开销；计算核心数目和规模由应用程序并行度和各并行部分比例及设计规模决定.

Abstract

Accounting uneven workload allocation

hardware bounds and communication latency

a performance analytic model is derived based on extended Amdahl's law for multicore processors.The speedup model can be applied as a guide for hardware design as well as a performance prediction model in multicore processors domain.The design space for the specific multicore processors is explored.According to the results

some suggestions about how to design the specific multicore processors

such as the architecture type (homogenous or heterogeneous)

the number of cores integrated in the multicore system

the scale of cores to execute computing workload

and the communication area

are provided to the designers.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Review on Technology of Placement and Routing for the FPGA

Build Kd-Tree for Virtual Scenes in a Fast and Optimal Way

Extended Maximal Matching Algorithm in High-Speed Switches

DReAC:A Novel Dynamically Reconfigurable Co-Processor

Related Author

WANG Yuan

TIAN Chun-sheng

XUE Yu

DU Zhong

MA Xiao-jing

ZHOU Chong

PANG Yong-jing

ZHANG Yao-wei

Related Institution

Beijing Microelectronics Technology Institute

Department of Micro/nanoelectronics, School of Electronics Engineering and Computer Science, Peking University

State Key Laboratory for Novel Software Technology, Nanjing University

北京应用物理与计算数学研究所第一研究室北京

北京应用物理与计算数学研究所高性能计算中心计算物理实验室北京

⁰