您当前的位置:
首页 >
文章列表页 >
FPGA Implementation of Pseudo-Random Number Generator for SRAM PUFs
更新时间:2025-07-16
    • FPGA Implementation of Pseudo-Random Number Generator for SRAM PUFs

    • Acta Electronica Sinica   Vol. 45, Issue 9, Pages: 2106-2112(2017)
    • DOI:10.3969/j.issn.0372-2112.2017.09.008    

      CLC: TP331
    • Published Online:25 September 2017

      Published:2017

    移动端阅览

  • LI Bing, ZHOU Cen-jun, CHEN Shuai, et al. FPGA Implementation of Pseudo-Random Number Generator for SRAM PUFs[J]. Acta Electronica Sinica, 2017, 45(9): 2106-2112. DOI: 10.3969/j.issn.0372-2112.2017.09.008.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

418

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

SRAM-Based FPGA SEU Fault Propagation Model

Related Author

WU Shan
ZHOU Xue-gong
WANG Ling-li

Related Institution

State Key Laboratory of ASIC and System, Fudan University
0