您当前的位置:
首页 >
文章列表页 >
Enabling Fast Packet Processing for NFV via Programmable Hardware Acceleration
更新时间:2025-07-16
    • Enabling Fast Packet Processing for NFV via Programmable Hardware Acceleration

    • Acta Electronica Sinica   Vol. 45, Issue 12, Pages: 3076-3080(2017)
    • DOI:10.3969/j.issn.0372-2112.2017.12.034    

      CLC: TP393
    • Published Online:25 December 2017

      Published:2017

    移动端阅览

  • LAN Tian-yi, GUO Yun-fei, LAN Ju-long, et al. Enabling Fast Packet Processing for NFV via Programmable Hardware Acceleration[J]. Acta Electronica Sinica, 2017, 45(12): 3076-3080. DOI: 10.3969/j.issn.0372-2112.2017.12.034.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

389

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture
GAT-IL: A Service Function Chain Deployment Method Based on Graph Attention Network and Imitation Learning
Fine-Grained Partitioning and Reorganization Deployment Strategy of Edge Video Processing
Design on Data Plane of Programmable Hardware-Based Virtual Router
Online Elastic Orchestration Policy of Service Function Chain Based on Flow Evolution Perception

Related Author

FAN Hong-wei
HAO Jin-long
LI Xiu-hua
WANG Tian-fu
YIN Hao
NIU Yue
FAN Qi-lin
SHI Chang-wei

Related Institution

School of Big Data and Software Engineering, Chongqing University
Beijing National Research Center for Information Science and Technology, Tsinghua University
School of Computer Science and Technology, University of Science and Technology of China
School of Microelectronic and Communication Engineering, Chongqing University
State Grid Chongqing Electric Power Corporation, Electric Power Research Institute
0