Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture

LAN Tian-yi; GUO Yun-fei; FAN Hong-wei; LAN Ju-long

doi:10.3969/j.issn.0372-2112.2018.07.010

您当前的位置：

首页 >

文章列表页 >

Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture

更新时间：2025-07-16

- Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture
- Acta Electronica Sinica Vol. 46, Issue 7, Pages: 1609-1616(2018)
- 作者机构：
  
  国家数字交换系统工程技术研究中心,河南,郑州,450002
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2018.07.010
  CLC： TP393
- Published Online：25 July 2018，
  
  Published：2018
- 稿件说明：
移动端阅览
LAN Tian-yi, GUO Yun-fei, FAN Hong-wei, et al. Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture[J]. Acta Electronica Sinica, 2018, 46(7): 1609-1616.
DOI：

LAN Tian-yi, GUO Yun-fei, FAN Hong-wei, et al. Programmable Hardware-Based Stateful Network Functions Hardware Acceleration Architecture[J]. Acta Electronica Sinica, 2018, 46(7): 1609-1616. DOI： 10.3969/j.issn.0372-2112.2018.07.010.

摘要

为了解决无状态加速器对有状态虚拟网络功能（Virtual Network Function，VNF）的加速效果较差的问题，该文提出了一种基于可编程硬件的有状态功能处理加速架构（Stateful Function Processing Acceleration Architecture，SFPA）.SFPA通过为数据平面提供有状态处理单元（Staeful Processing Unit，SPU），将数据包处理任务卸载到数据平面上.此外，SFPA能够为多个VNF独立地分配加速资源，并采用资源分配优化算法降低硬件资源开销，提高了加速架构的灵活性.基于NetFPGA-10G平台的实验结果表明，SFPA架构下，VNF的吞吐量是采用DPDK加速时的2.9倍，是无状态硬件加速器的1.7倍；资源分配优化算法的优化率最高可达41.9%.

Abstract

It's far less effective for the stateless accelerator to accelerate the stateful network function.In order to solve the problem

this paper presents a programmable hardware-based stateful network function acceleration architecture which is called Stateful Function Processing Acceleration (SFPA) architecture.Providing the Stateful Processing Unit (SPU) to the data plane

SFPA can offload the data processing task to the data plane.In addition

SFPA can allocate the acceleration resources to multiple VNFs independently

decrease hardware cost and improve the flexibility of the acceleration architecture with the resource allocation optimization algorithm.Results of the experiments which are based on the NetFPGA-10G platform show that the throughput of VNF is 2.9 times faster than that of DPDK

and 1.7 times faster than that of stateless hardware accelerator in the SFPA.The optimal rate of resource allocation optimization algorithm is up to 41.9%.

关键词

Keywords

references

Views

288

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Enabling Fast Packet Processing for NFV via Programmable Hardware Acceleration

GAT-IL: A Service Function Chain Deployment Method Based on Graph Attention Network and Imitation Learning

Fine-Grained Partitioning and Reorganization Deployment Strategy of Edge Video Processing

Design on Data Plane of Programmable Hardware-Based Virtual Router

Reconfigurable Convolutional Network Accelerator Based on ZYNQ

Related Author

DUAN Tong

HAO Jin-long

LI Xiu-hua

WANG Tian-fu

YIN Hao

NIU Yue

FAN Qi-lin

SHI Chang-wei

Related Institution

School of Big Data and Software Engineering, Chongqing University

Beijing National Research Center for Information Science and Technology, Tsinghua University

School of Computer Science and Technology, University of Science and Technology of China

School of Microelectronic and Communication Engineering， Chongqing University

State Grid Chongqing Electric Power Corporation， Electric Power Research Institute

⁰