Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA

BAI Wen-shuai; WU Jin; WU Dan-yu; ZHOU Lei; WU Meng-long

doi:10.3969/j.issn.0372-2112.2018.08.030

您当前的位置：

首页 >

文章列表页 >

Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA

更新时间：2025-07-16

- Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA
- Acta Electronica Sinica Vol. 46, Issue 8, Pages: 2020-2025(2018)
- 作者机构：
  
  1. 中国科学院微电子研究所,北京,100029
  2. 北方工业大学,北京,100144
  3. 中国科学院微电子研究所,北京,100029
  4. 北方工业大学,北京,100144
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2018.08.030
  CLC： TN45
- Published Online：25 August 2018，
  
  Published：2018
- 稿件说明：
移动端阅览
BAI Wen-shuai, WU Jin, WU Dan-yu, et al. Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA[J]. Acta Electronica Sinica, 2018, 46(8): 2020-2025.
DOI：

BAI Wen-shuai, WU Jin, WU Dan-yu, et al. Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA[J]. Acta Electronica Sinica, 2018, 46(8): 2020-2025. DOI： 10.3969/j.issn.0372-2112.2018.08.030.

摘要

针对时间交织模数转换器（TI-ADC）三项主要失配误差（采样时间间隔失配误差、偏移失配误差和增益失配误差），提出一种基于FPGA的数字后台校准技术.失配误差值可通过校准算法得出，此校准算法基于统计近似的数学方法.反馈调节被用来减少TI-ADC的三项主要失配误差.此技术采用片外校准方式，校准算法在FPGA内部完成，校准调节电路在TI-ADC内部完成.实验结果表明：TI-ADC校准后与校准前比较，平均有效位数（ENOB）和平均无杂散动态范围（SFDR）分别提高0.58和11.28dBc，验证了该后台校准技术的有效性.

Abstract

Due to the time interleaved analog-to-digital converter (TI-ADC) existing three major mismatch error (the sampling time interval mismatch error

offset mismatch error and gain mismatch error)

a digital background calibration technique based on FPGA is proposed.The mismatch error can be obtained by the calibration algorithm

which is based on the mathematical method of statistical approximation.Feedback regulation is used to reduce the three major mismatch errors of TI-ADC.This technology adopts off chip calibration

calibration algorithm is completed in the FPGA

and the calibration control circuit is completed in TI-ADC.The experimental results show that the average effective number (ENOB) and the average spurious free dynamic range (SFDR) are improved by 0.58 and 11.28dBc respectively.The effectiveness of the proposed background calibration technique is verified.

关键词

Keywords

references

Views

393

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Fault Location Technology of Passive Inter-Modulation Using Reference Signal

Related Author

XIE Ya-yun

NIAN Fu-shun

YANG Bao-guo

Related Institution

School of Instrument and Electronics, North University of China

The 41 st Institute of China Electronic and Technology Corporation

School of Instrument and Electronics North University of China Taiyuan shanxi China

The 41 st Institute of China Electronic and Technology Corporation Qingdao Shandong China

⁰