UPRFloor: A Modeling and Floorplanner for Partially Reconfigurable FPGA Systems

WANG Jin-yu; WU Wei-guo; QIN Zhao-nan; ZHAO Dong-fang; NIE Shi-qiang

doi:10.3969/j.issn.0372-2112.2018.12.007

您当前的位置：

首页 >

文章列表页 >

UPRFloor: A Modeling and Floorplanner for Partially Reconfigurable FPGA Systems

更新时间：2025-07-16

- UPRFloor: A Modeling and Floorplanner for Partially Reconfigurable FPGA Systems
- Acta Electronica Sinica Vol. 46, Issue 12, Pages: 2862-2869(2018)
- 作者机构：
  
  1. 西安交通大学电子与信息工程学院,陕西,西安,710049
  2. 西安交通大学国家数据广播工程中心,陕西,西安,710049
  3. 西安交通大学电子与信息工程学院,陕西,西安,710049
  4. 西安交通大学国家数据广播工程中心,陕西,西安,710049
- 作者简介：
- 基金信息：
  
  National Key Research and Development Program of China (No.2017YFB1001701);National Natural Science Foundation of China (No.61672423, No.61628210)
- DOI：10.3969/j.issn.0372-2112.2018.12.007
  CLC： TP301.6
- Published Online：25 December 2018，
  
  Published：2018
- 稿件说明：
移动端阅览
WANG Jin-yu, WU Wei-guo, QIN Zhao-nan, et al. UPRFloor: A Modeling and Floorplanner for Partially Reconfigurable FPGA Systems[J]. Acta Electronica Sinica, 2018, 46(12): 2862-2869.
DOI：

WANG Jin-yu, WU Wei-guo, QIN Zhao-nan, et al. UPRFloor: A Modeling and Floorplanner for Partially Reconfigurable FPGA Systems[J]. Acta Electronica Sinica, 2018, 46(12): 2862-2869. DOI： 10.3969/j.issn.0372-2112.2018.12.007.

摘要

针对现场可编程门阵列（Field Programmable Gate Array，FPGA）布局过程中片上可重构资源利用率低与通信开销过高问题，本文提出了一种支持多描述模型的布局策略Union Partial Reconfiguration Floorplans（UPRFloor）.首先，该策略根据逻辑功能客观形状，定义了矩形、非矩形多描述模型，然后利用混合整数线性规划方法，从可重构资源利用率、逻辑功能间通信开销与逻辑功能内部通信开销三个方面进行多目标优化，实现了三者之间相互影响与共同作用下的最优布局方案.该策略已在FPGA芯片上进行了仿真布局，结果表明：与基于矩形模型的布局方法相比，UPRFloor布局策略在资源利用率方面最高有25.59%的提升.在Microelectronics Center of North Carolina（MCNC）标准测试集上的对比实验表明：在耗时几乎相同的情况下，UPRFloor较其它算法的布线长度最多减少了22.49%；在Software Defined Radio（SDR）测试数据中，UPRFloor在节约29.41%可重构资源的同时，布线长度节省了13.41%，从而有效降低了资源浪费与通信开销.

Abstract

In this paper

a multi-model based floorplanner named UPRFloor is proposed to save reconfigurable resources and reduce communication overhead during the floorplanning of FPGAs. According to the shape of logical functions

a description model which can depict both rectangular and non-rectangular shapes is firstly defined. Then

the Mixed-Integer Linear Programming (MILP) ideology is used to optimize an objective function which takes the waste of resources and all kinds of communication costs into account to obtain a desirable floorplan. Finally

the UPRFloor strategy has been simulated on FPGA chips and the results show that the strategy saves reconfigurable resources as much as 25.59%. The proposed method is validated on the data set from MCNC standard benchmark. The UPRFloor reduces 22.49% global wire length at most with almost the same time-consuming as other algorithms. Experiments conducted on the SDR design also demonstrate that the strategy saves reconfigurable resources as much as 29.41% and reduces 13.41% global wire length at most

which effectively reduces the wasting of resources the communication cost.

关键词

Keywords

references

Views

242

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Linear Analysis of Lightweight Cipher ACE and SPIX Based on Mixed-Integer Linear Programming

Organic-Light-Emitting-Diode-on-Silicon Micro-Display Based on Super Pixel Strategy

MILP-Based Differential Cryptanalysis of the FBC-128 Lightweight Cipher

Network Structure Optimization and High-Efficiency Implementation of Skynet Based on FPGA

Research of Parallel Hardware Architecture for Matrix Triangularization Decomposition Based on Reconfigurable Computing System

Related Author

LIU Shuai

WANG Jun

REN Xiao-guang

WANG Shi-xiong

GUAN Jie

ZHANG Xiao-chuan

TAN Jie

MU Ting-zhou

Related Institution

Intelligent Game and Decision Laboratory

Academy of Military Science

School of Cipher Engineering, SSF Information Engineering University

Microelectronics Research and Development Center, Shanghai University

School of Mechatronic Engineering and Automation, Shanghai University

⁰