清华大学微电子学研究所,北京,100084
纸质出版:2001
移动端阅览
李树国, 周润德, 冯建华, 等. RSA密码协处理器的实现[J]. 电子学报, 2001,29(11):1441-1444.
LI Shu-guo, ZHOU Run-de, FENG Jian-hua, et al. Implementation for RSA Cryptography Coprocessor[J]. Acta Electronica Sinica, 2001, 29(11): 1441-1444.
密码协处理器的面积过大和速度较慢制约了公钥密码体制RSA在智能卡中的应用.文中对Montgomery模乘算法进行了分析和改进
提出了一种新的适合于智能卡应用的高基模乘器结构.由于密码协处理器采用两个32位乘法器的并行流水结构
这与心动阵列结构相比它有效地降低了芯片的面积和模乘的时钟数
从而可在智能卡中实现RSA的数字签名与认证.实验表明:在基于0.35μm TSMC标准单元库工艺下
密码协处理器执行一次1024位模乘需1216个时钟周期
芯片设计面积为38k门.在5MHz的时钟频率下
加密1024位的明文平均仅需374ms.该设计与同类设计相比具有最小的模乘运算时钟周期数
并使芯片的面积降低了1/3.这个指标优于当今电子商务的密码协处理器
适合于智能卡应用.
The area and speed of cryptography coprocessor impede the application of public-key cryptography RSA for smart card.A new VLSI architecture of high-radix modular multiplier to compute RSA public-key cryptosystem using our modified Montgomery algorithm is proposed.With TSMC 0.35μm CMOS technology models
a 1024-bit RSA cryptography coprocessor based on our proposed VLSI architecture have been implemented.Its simulation results show that the time to calculate 1024-bit modular multiplication is about 1216 clock cycles and the gate count of the coprocessor is about 38k.At a clock rate of 5MHz it will take about 374ms to encrypt 1024-bit message on average.Compared with previous works our proposed architecture can achieve good performance in chip area and speed
therefore it is well suited to smart cards.
0
浏览量
1823
下载量
6
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621