Traditional network solution can't satisfy both performance and flexibility requirements on parsing text-encoded network protocols.We present the instruction set and the architecture of a new processor for augmented backus-naur form(ABNF) pattern matching to solve the problems mentioned above.We implement the processor structure with field programmable gate array(FPGA)

and the experimental results show that this processor has higher performance

better flexibility with fewer logic-cell utilization.