国防科学技术大学计算机学院,湖南,长沙,410073
纸质出版:2009
移动端阅览
邓让钰, 陈海燕, 窦 强, 等. 一种异构多核处理器的并行流存储结构[J]. 电子学报, 2009,37(2):312-317.
DENG Rang-yu, CHEN Hai-yan, DOU Qiang, et al. A Parallel Stream Memory Architecture for Heterogeneous Multi-core Processor[J]. Acta Electronica Sinica, 2009, 37(2): 312-317.
异构多核处理器可结合多种处理器体系结构的优势
既保留传统通用体系结构的灵活性
又拥有大量计算资源
可提供更高的峰值计算性能.YHFT64-3异构多核处理器中浮点处理部件18套
峰值计算能力强大
设计与之相匹配的存储系统是一项重大挑战.针对YHFT64-3处理器
本文提出了一种并行流层次存储结构
深入阐述了如何体现应用特点、支持并行数据流处理的存储系统的设计思想和方法
从多个层次实现对并行数据流的挖掘或捕获.测试结果表明
这种存储结构体现了应用特点
能够较好地发挥YHFT64-3处理器的性能
同频情况下(500MHz)
YHFT64-3比YHFT64-2性能高2—3个数量级
与1.6GHz的Itanium2性能相当
但代价更低.
Heterogeneous multi-core processor can integrate merits of many types of architecture
so it can achieve peak performance as high as processors with special architecture
and keep as flexible as traditional processors at the same time.It is challenging to design a memory sub-system to suit to YHFT64-3
a heterogeneous multi-core processor with 18 float function units.In this paper
a parallel stream memory sub-system architecture is presented for YHFT64-3
its design idea is described
and the principle to find and capture parallel data streams in several levels is detailed.Testing results show that the proposed application-specific memory sub-system can improve system performance significantly.The performance of 500 MHz YHFT64-3 is 2-3 order of that of YHFT64-2 with the same working frequency
and is close to that of 1.6GHz Itanium2 with less cost.
0
浏览量
1867
下载量
6
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621