One concurrent error detection design is proposed for discrete cosine transform
and based on it an improved design is presented.DCT is realized by butterfly architecture of B.G.Lee fast algorithm
and algorithm based fault tolerance is used for CED.The proposed design allows 100% throughput and high fault coverage with a very low increment of hardware coverage.For this scheme
we analyze its fault coverage and the conclusion is provided.