In all available defect outline models used for yield prediction and inductive fault analysis of integrated circuits （IC）

real rugged outlines are usually replaced with circular discs or squares.Based on the idea of piecewise linear interpolation

this paper presents a new model to characterize those real defect outlines.The comparison of the new model with those models available indicates that the new model is a more accurate defect outline model.