The growing complexity of integrated circuits poses new challenges to the existing layout design tools. This paper presents a modified clustering approach for macrocell gate array placement. Both connectivities and sizes of cells are taken into account in the clustering process.When combined with Force-Directed-Relaxation method

the algorithm generates promising results and takes a short computation time. Examples are also given to demonstrate the effectiveness of the algorithm.