Through the study of FFT signal flow graph the rules were found in the binary addresses of the data and triangle factors(WNK) while calculating FFT
and the boolean expressions were synthesized.Therefore
a new type of FFT address generator was devised. Compared with the traditional ones
it has advantages of smaller number of transistors and higher speed. The design was verified through logical simulation. By using SPICE it was proved that this circuit is able to work at 50MHz fabricated by Zμm CMOS technology.