高吞吐率流水线结构的ZUC-256流密码硬件设计

刘云涛; 申泽生; 方硕; 王云

doi:10.12263/DZXB.20211327

您当前的位置：

首页 >

文章列表页 >

高吞吐率流水线结构的ZUC-256流密码硬件设计

学术论文 | 更新时间：2025-12-08

- 高吞吐率流水线结构的ZUC-256流密码硬件设计
- A Hardware Design of ZUC-256 Stream Cipher of Pipelining Structure with High Throughput
- 电子学报 2023年51卷第2期页码：438-445
- 作者机构：
  
  1.哈尔滨工程大学信息与通信工程学院，黑龙江哈尔滨 150001
  2.先进船舶通信与信息技术工业和信息化部重点实验室，黑龙江哈尔滨 150001
  3.广东省大湾区集成电路与系统应用研究院，广东广州 510535
- 作者简介：
  
  [ "刘云涛男，1980年出生，黑龙江鹤岗人.工学博士.副教授，博士生导师.主要研究方向为模拟/数模混合集成电路设计、CMOS图像传感器.E-mail: lyt@hrbeu.edu.cn" ]
  [ "申泽生男，1997年出生，山东泰安人.硕士.主要研究方向为数字集成电路设计、硬件加密算法、数字信号处理.E-mail: fateszs@163.com" ]
- 基金信息：
  
  黑龙江省自然科学基金面上项目(JJ2018ZR1021);中央高校基本科研业务费专项资金(3072021CF0806)
- DOI：10.12263/DZXB.20211327
  中图分类号： TN431.2;
- 收稿：2021-09-28，
  
  修回：2022-05-01，
  
  纸质出版：2023-02-25
- 稿件说明：
移动端阅览
刘云涛,申泽生,方硕等.高吞吐率流水线结构的ZUC-256流密码硬件设计[J].电子学报,2023,51(02):438-445.

LIU Yun-tao,SHEN Ze-sheng,FANG Shuo,et al.A Hardware Design of ZUC-256 Stream Cipher of Pipelining Structure with High Throughput[J].ACTA ELECTRONICA SINICA,2023,51(02):438-445.
刘云涛,申泽生,方硕等.高吞吐率流水线结构的ZUC-256流密码硬件设计[J].电子学报,2023,51(02):438-445. DOI： 10.12263/DZXB.20211327.

LIU Yun-tao,SHEN Ze-sheng,FANG Shuo,et al.A Hardware Design of ZUC-256 Stream Cipher of Pipelining Structure with High Throughput[J].ACTA ELECTRONICA SINICA,2023,51(02):438-445. DOI： 10.12263/DZXB.20211327.

摘要

ZUC-256是为提供5G应用环境256 bit安全性而设计的流密码算法，数据处理速率是其核心性能之一，为此本文提出一种具有高吞吐率特性的硬件设计方案.该方案采用流水线拆分关键路径初步提升系统工作频率，并提出一种完成模（

http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42350953&type=

http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42350922&type=

7.78933382

2.53999996

）加算法的优化电路进一步缩短关键路径延迟，该模加结构相较于现有结构缩短了42%的逻辑延迟，能够显著提升系统工作频率和吞吐率.本研究分别采用Xilinx公司的Virtex-5器件、Alter公司的DE2-115器件和TSMC 90 nm工艺实现了该流密码硬件结构.实验测试结果表明，采用TSMC 90 nm工艺实现的ASIC系统工作频率最高达到1200 MHz，吞吐率可达38.4 Gbps，比现有研究成果提升71%.

Abstract

ZUC-256 is a stream cipher algorithm designed to provide 256-bit security in a 5G application environment. The data processing rate is one of ZUC-256 core performances. Therefore

a hardware design scheme with high throughput characteristics is proposed. This scheme uses pipeline to split the critical path to increase the operating frequency of the system

and proposes an optimized circuit that completes the modular(

http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42350958&type=

http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42350943&type=

7.53533268

2.53999996

) addition algorithm to further shorten the critical path delay. Compared with the conventional structure

the modular addition structure can shorten the path delay by 42%

which can significantly improve the working frequency and throughput rate of the system. This research implements the structure based on Xilinx's Virtex-5 device

Alter's DE2-115 device and TSMC 90 nm technology respectively. The experimental results shows that the ASCI system implemented by TSMC 90 nm technology achieves the maximum operating frequency of 1200 MHz

and the throughput rate can reach 38.4 Gbps

which is 71% higher than the existing research results.

关键词

Keywords

references

冯秀涛 . 3GPP LTE国际加密标准ZUC算法 [J]. 信息安全与通信保密 , 2011 , 9 ( 12 ): 45 - 46 .

FENG X T . ZUC algorithm: 3GPP LTE international encryption standard [J]. Information Security and Communications Privacy , 2011 , 9 ( 12 ): 45 - 46 . (in Chinese)

ETSI . Specification of the 3GPP confidentiality and integrity algorithms 128-EEA3 & 128-EIA3(Document 2:ZUC Specification): TS 35.222-2011 [S]. Sophia Antipoli : SAGE , 2011 .

YANG J , JOHANSSON T . An overview of cryptographic primitives for possible use in 5G and beyond [J]. Science China Information Sciences , 2020 , 63 ( 12 ): 1 - 22 .

ZUC算法研制组 . ZUC-256流密码算法 [J]. 密码学报 , 2018 , 5 ( 2 ): 167 - 179 .

Team Design . ZUC-256 stream cipher [J]. Journal of Cryptologic Research , 2018 , 5 ( 2 ): 167 - 179 . (in Chinese)

ANSI . Information technology - security techniques - IT network security - Part 4: securing remote access : ANSI/INCITS/ISO/IEC 18033-4:2005 [S]. Washington : ANSI , 2005 .

DRUCKER N , GUERON S . Fast constant time implementations of ZUC-256 on x86 CPUs [C]// 2019 16th IEEE Annual Consumer Communications & Networking Conference (CCNC) . Las Vegas : IEEE , 2019 : DOI: 10.1109/CCNC.2019.8651851 http://dx.doi.org/10.1109/CCNC.2019.8651851 .

李建鹏 , 张艳硕 , 董秀则 , 等 . ZUC-256算法的快速软件实现 [J]. 计算机应用研究 , 2019 , 36 ( 12 ): 3797 - 3800 .

LI J P , ZHANG Y S , DONG X Z , et al . Fast software implementation of ZUC-256 algorithm [J]. Application Research of Computers , 2019 , 36 ( 12 ): 3797 - 3800 . (in Chinese)

MADANI M , TANOUGAST C . Combined and robust SNOW-ZUC algorithm based on chaotic system [C]// 2018 International Conference on Cyber Security and Protection of Digital Services (Cyber Security) . Glasgow : IEEE , 2018 : 1 - 7 .

HUO Y H , LIU D K . High-throughput area-efficient processor for cryptography [J]. Chinese Journal of Electronics , 2017 , 26 ( 3 ): 514 - 521 .

WEI M M , YANG G Q , KONG F Y . Software implementation and comparison of ZUC-256, SNOW-V, and AES-256 on RISC-V platform [C]// 2021 IEEE International Conference on Information Communication and Software Engineering . Chengdu : IEEE , 2021 : 56 - 60 .

KRISHNA P L . Optimization of ZUC stream cipher to attain high throughput (Gbps) [J]. International Journal of Innovative Technology and Exploring Engineering , 2019 , 8 ( 8 ): 707 - 710 .

LIU Z , ZHANG L , JING J , et al . Efficient pipelined stream cipher ZUC algorithm in FPGA [C]// The First International Workshop on ZUC Algorithm . Beijing : [s.n.] , 2010 : 1 - 5 .

WANG L , JING J W , LIU Z B , et al . Evaluating optimized implementations of stream cipher ZUC algorithm on FPGA [M]// Information and Communications Security . Berlin : Springer , 2011 : 202 - 215 .

KITSOS P , SKLAVOS N , SKODRAS A N . An FPGA implementation of the ZUC stream cipher [C]// 2011 14th Euromicro Conference on Digital System Design . Oulu : IEEE , 2011 : 814 - 817 .

WANG Y K , WU L J , ZHANG X M , et al . A hardware implementation of ZUC-256 stream cipher [C]// 2020 IEEE 14th International Conference on Anti-counterfeiting, Security, and Identification . Xiamen : IEEE , 2020 : 94 - 97 .

YANG Y T , ZHAO W C , XIONG L Q , et al . Optimized implementations for ZUC-256 on FPGA [J]. Wireless Personal Communications , 2021 , 116 ( 3 ): 2615 - 2632 .

KHARADKAR R D , HULLE N B . FPGA implementation of modulo ( <math id="M60"><msup><mrow><mn mathvariant="normal">2</mn></mrow><mrow><mn mathvariant="normal">31</mn></mrow></msup><mo>-</mo><mn mathvariant="normal">1</mn></math> http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42351519&type= http://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=42351517&type= 7.78933382 2.53999996 ) adder [C]// 2015 7th International Conference on Emerging Trends in Engineering & Technology (ICETET) . Kobe : IEEE , 2015 : 85 - 90 .

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

基于定型匹配成形的5G LDPC编码调制方案

面向物联网的三因子跨域签密访问控制方案