战略支援部队信息工程大学,河南郑州 450000
[ "李伟 男,1983年出生,天津人.中国人民解放军战略支援部队信息工程大学教授.主要研究方向为体系结构、安全芯片设计、集成电路技术. E-mail: try_1118@163.com" ]
[ "郎俊豪 男,1997年出生,重庆人.中国人民解放军战略支援部队信息工程大学硕士研究生.主要研究方向为智能化可重构芯片电路与架构. E-mail: langjunhao2022@163.com" ]
收稿:2022-07-18,
修回:2023-01-31,
纸质出版:2024-03-25
移动端阅览
李伟,郎俊豪,陈韬,等.基于Amdahl定律的异构多核密码处理器能效模型研究[J].电子学报,2024,52(03):849-862.
LI Wei, LANG Jun-hao, CHEN Tao, et al.Amdahl’s Law-Based Energy-Efficient Model for Heterogeneous Multicore Crypto-Processor[J].Acta Electronica Sinica, 2024, 52(03): 849-862.
李伟,郎俊豪,陈韬,等.基于Amdahl定律的异构多核密码处理器能效模型研究[J].电子学报,2024,52(03):849-862. DOI:10.12263/DZXB.20220839
LI Wei, LANG Jun-hao, CHEN Tao, et al.Amdahl’s Law-Based Energy-Efficient Model for Heterogeneous Multicore Crypto-Processor[J].Acta Electronica Sinica, 2024, 52(03): 849-862. DOI:10.12263/DZXB.20220839
边缘计算安全的资源受限特征及各种新型密码技术的应用,对多核密码处理器的高能效、异构性提出需求,但当前尚缺乏相关的异构多核能效模型研究.本文基于扩展Amdahl定律,引入密码串并特征、异构多核结构、数据准备时间、动态电压频率调节等因素,将核划分空闲、活跃状态,建立异构多核密码处理器的能效模型.MATLAB仿真结果表明,数据准备时间占比小于10%时,对能效的负面影响大幅下降;固定电压,频率缩放会影响能效值大小;处理器核空闲/活跃能耗比例越小,能效值越大.架构上,固定异构核,同构核数量与密码任务最大并行度相等时能效值最大,最佳异构核数可由模型变化参数仿真得到;多任务调度执行上,流水与并发执行有利于能效值的进一步提升.多核密码处理器芯片板级测试结果表明,仿真结果与实测数据相关系数接近1,芯片实测的数据准备时间、电压频率缩放等因素的影响与仿真分析基本一致,验证了所提能效模型的有效性.该文重点从影响能效变化趋势因素上,为多核密码处理器异构、高能效设计提供一定的理论分析基础与建议.
The resource constraints of Edge Computing security and application of new cryptography technologies require the high energy efficiency and heterogeneity of multi-core cryptoprocessors
but there is still a lack of energy-efficient model. Based on extending Amdahl's law
this paper introduces the feature of cipher
heterogeneous multicore structure
data preparation time
dynamic voltage and frequency scaling
divides cores into idle and active states
then builds the energy-efficient model of heterogeneous multicore cryptoprocessor. MATLAB simulations show that the negative impact on energy efficiency is considerably reduced when the data preparation time is less than 10%. Fixed voltage and frequency scaling can affect the value of energy efficiency. The smaller the idle/active energy ratio of the processor core
the larger the energy efficiency value. On the architecture side
when the number of homogeneous cores is equal to the maximum parallelism of the cryptograph task
the energy efficiency value is largest when the number of heterogeneous cores is fixed
and the optimal number of heterogeneous cores can be simulated by varying the parameters of the model. In the execution of multi-task scheduling
pipelines and concurrent execution are beneficial to further increase the energy efficiency value. Board-level test results show that the correlation coefficient between simulation results and chip test data is close to 1
and the influence of measured data preparation time
voltage frequency scaling and other factors is essentially consistent with the simulation analysis
which verifies the effectiveness of the proposed energy efficiency model. In this paper
we focus on the factors affecting the energy efficiency trend and provide some theoretical analytical grounds and recommendations for heterogeneous and energy efficient design of multicore cryptographic processors.
亓晋 , 王微 , 陈孟玺 , 等 . 工业互联网的概念、体系架构及关键技术 [J ] . 物联网学报 , 2022 , 6 ( 2 ): 38 - 49 .
QI J , WANG W , CHEN M X , et al . Concept, architecture and key technologies of industrial Internet [J ] . Chinese Journal on Internet of Things , 2022 , 6 ( 2 ): 38 - 49 . (in Chinese)
边缘计算产业联盟 , 工业互联网产业联盟 . 边缘计算安全白皮书 [R ] . 北京 : 边缘计算产业联盟 , 2019 .
Edge Computing Consortium , Alliance of Industrial Internet . Edge Computing Security White Paper [R ] . Beijing : Edge Computing Consortium , 2019 . (in Chinese)
BANERJEE U , WRIGHT A , JUVEKAR C , et al . An energy-efficient reconfigurable DTLS cryptographic engine for securing internet-of-things applications [J ] . IEEE Journal of Solid-State Circuits , 2019 , 54 ( 8 ): 2339 - 2352 .
ZHANG Y Q , XU L , DONG Q , et al . Recryptor: A reconfigurable cryptographic cortex-M0 processor with In-memory and near-memory computing for IoT security [J ] . IEEE Journal of Solid-State Circuits , 2018 , 53 ( 4 ): 995 - 1005 .
WANG W Z , HAN J , CHENG X , et al . An energy-efficient crypto-extension design for RISC-V [J ] . Microelectronics Journal , 2021 , 115 : 105165 .
LIU S , ZOU B , ZHANG L M , et al . Heterogeneous CPU GPU-accelerated FDTD for scattering problems with dynamic load balancing [J ] . IEEE Transactions on Antennas and Propagation , 2020 , 68 ( 9 ): 6734 - 6742 .
何诗洋 , 李晖 , 李凤华 . 面向格基密码体制的高效硬件实现研究综述 [J ] . 密码学报 , 2021 , 8 ( 6 ): 1019 - 1038 .
HE S Y , LI H , LI F H . A survey on high-efficiency hardware implementation for lattice-based cryptosystem [J ] . Journal of Cryptologic Research , 2021 , 8 ( 6 ): 1019 - 1038 . (in Chinese)
吴华麟 , 陈文彬 , 高崇志 , 等 . 同态签名研究综述 [J ] . 密码学报 , 2021 , 8 ( 5 ): 758 - 777 .
WU H L , CHEN W B , GAO C Z , et al . A survey of homomorphic signature schemes [J ] . Journal of Cryptologic Research , 2021 , 8 ( 5 ): 758 - 777 . (in Chinese)
AMDAHL G M . Validity of the single processor approach to achieving large scale computing capabilities [C ] // Proceedings of the April 18 - 20 , 1967, Spring Joint Computer Conference . New York : ACM , 1967: 483 - 485 .
HILL M D , MARTY M R . Amdahl's law in the multicore era [J ] . Computer , 2008 , 41 ( 7 ): 33 - 38 .
WOO D H , LEE H H S . Extending amdahl's law for energy-efficient computing in the many-core era [J ] . Computer , 2008 , 41 ( 12 ): 24 - 31 .
MAROWKA A . Extending amdahl's law for heterogeneous computing [C ] // 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications . Piscataway : IEEE , 2012 : 309 - 316 .
冯晓 , 戴紫彬 , 李伟 , 等 . 基于Amdahl定律的多核密码处理器性能模型研究 [J ] . 电子与信息学报 , 2016 , 38 ( 4 ): 827 - 833 .
FENG X , DAI Z B , LI W , et al . Performance model of multicore crypto processor based on amdahl's law [J ] . Journal of Electronics & Information Technology , 2016 , 38 ( 4 ): 827 - 833 . (in Chinese)
KIM M S , GAUDIOT J L , XIONG N X , et al . Energy efficiency of heterogeneous multicore system based on the enhanced Amdahl's law [J ] . International Journal of High Performance Computing and Networking , 2018 , 12 ( 3 ): 261 .
MENESES-VIVEROS A , PAREDES-LÓPEZ M , GITLER I . Amdahl's law extension for parallel program performance analysis on intel turbo-boost multicore processors [C ] // International Conference on Supercomputing in Mexico . Cham : Springer , 2019 : 87 - 96 .
RAFIEV A , AL-HAYANNI M A N , XIA F , et al . Speedup and power scaling models for heterogeneous many-core systems [J ] . IEEE Transactions on Multi-Scale Computing Systems , 2018 , 4 ( 3 ): 436 - 449 .
POLLACK F J . New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only) [C ] // Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture . New York : ACM , 1999 : DOI: 10.5555/320080.320082 http://dx.doi.org/10.5555/320080.320082 .
GONZALEZ R , HOROWITZ M . Energy dissipation in general purpose microprocessors [J ] . IEEE Journal of Solid-State Circuits , 1996 , 31 ( 9 ): 1277 - 1284 .
LI S , AHN J H , BROCKMAN J , et al . McPAT 1.0: An integrated power, area, and timing modeling framework for multicore architectures [C ] // 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) . Piscataway : IEEE , 2010 : 11057124 .
0
浏览量
12
下载量
1
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621