1.东南大学集成电路学院,江苏南京 210096
2.南京电子器件研究所,江苏南京 210016
[ "顾 勇 男,1996年2月出生.东南大学博士研究生.主要研究方向为碳化硅半导体集成工艺及器件." ]
[ "马杰 男,1995年4月出生.东南大学博士后.主要研究方向为碳化硅半导体集成工艺及器件." ]
[ "刘斯扬 男,1987年出生.东南大学博士后,东南大学青年首席教授,博士生导师. 主要研究方向为功率半导体集成工艺及器件.中国电子学会会员编号:E190029952M.E-mail: liusy2017@seu.edu.cn" ]
[ "张龙 男,1986年出生.东南大学博士后,副高级职称,博士生导师.主要研究方向为功率半导体集成工艺及器件.中国电子学会会员编号:E190022693S." ]
[ "孙伟锋 男,1977年出生,江苏武进人. 2000年、2003年、2007年于东南大学分别获得学士、硕士及博士学位.目前为东南大学首席教授,国家高层次人才,江苏特聘教授,博士生导师.主要研究方向为功率集成电路.中国电子学会会员编号:E190009272S.E-mail: swffrog@seu.edu.cn" ]
收稿:2023-08-15,
修回:2024-02-02,
纸质出版:2024-07-25
移动端阅览
顾勇, 马杰, 刘奥, 等. 200 V全碳化硅集成技术[J]. 电子学报, 2024, 52(07): 2183-2189.
GU Yong, MA Jie, LIU Ao, et al. 200 V All-SiC Integration Technology[J]. Acta Electronica Sinica, 2024, 52(07): 2183-2189.
顾勇, 马杰, 刘奥, 等. 200 V全碳化硅集成技术[J]. 电子学报, 2024, 52(07): 2183-2189. DOI:10.12263/DZXB.20230782
GU Yong, MA Jie, LIU Ao, et al. 200 V All-SiC Integration Technology[J]. Acta Electronica Sinica, 2024, 52(07): 2183-2189. DOI:10.12263/DZXB.20230782
本文提出了一种基于N衬底P外延晶圆的全碳化硅(Silicon Carbide,SiC)集成工艺平台,该工艺平台兼容低压互补金属氧化物半导体场效应晶体管(Complementary Metal Oxide Semiconductor field-effect transistor,CMOS)、横向扩散金属氧化物半导体(Laterally-Diffused MOS,LDMOS)以及高压二极管等器件.采用P型缓冲层技术调节器件垂直方向电场分布,使高压器件垂直方向耐受电压提高212.4%;在1 μm厚度的P型缓冲层和1 μm厚度的P型外延层上,实现LDMOS、高压二级管和高侧区域耐受电压大于300 V.基于该工艺平台,搭建了SiC CMOS反相器和反相器链电路,均实现了0~20 V轨至轨的电压输出;设计了半桥驱动电路,低压侧驱动电路由四阶反相器构成;高压侧驱动电路由电平移位电路和高侧区域反相器链电路组成,实现了180~200 V浮空栅极驱动信号输出.
An all silicon carbide integrated process platform based on the wafer with N-substrate and P-epitaxy is proposed in this paper
which is compatible with CMOS (Complementary Metal Oxide Semiconductor field-effect transistor) devices
LDMOS (Laterally-Diffused MOS) and high-voltage diodes. A P-buffer layer is adopted to modulate the vertically distributed electric field and potential
which results in 212.4% improvement in vertical voltage withstanding. The LDMOS
high voltage diode and high side region can achieve more than 300 V breakdown voltage in 2 μm P-type epitaxial layer. Based on this platform
SiC (Silicon Carbide) CMOS inverter and inverter chain are constructed
all of which achieve voltage output ranging from 0~20 V with rail-to-rail capability. A half-bridge driving circuit is designed with a four-stage inverter chain as the low-side driver circuit. The high-side driver circuit consists of level-shifting circuit and a high-side region inverter chain circuit
producing an output of 180~200 V floating gate drive signal.
BHATNAGAR M , BALIGA B J . Comparison of 6H-SiC, 3C-SiC, and Si for power devices [J ] . IEEE Transactions on Electron Devices , 1993 , 40 ( 3 ): 645 - 655 .
WANG G Y , HUANG X , WANG J , et al . Comparisons of 6.5kV 25A Si IGBT and 10-kV SiC MOSFET in solid-state Transformer application [C ] // 2010 IEEE Energy Conversion Congress and Exposition . Piscataway : IEEE , 2010 : 100 - 104 .
何其恢 , 朱立东 . 一种基于双图案的卫星信号能量检测粗同步方法 [J ] . 电子学报 , 2022 , 50 ( 3 ): 524 - 532 .
HE Q H , ZHU L D . Double pattern based coarse synchronization method using energy detection for satellite signal [J ] . Acta Electronica Sinica , 2022 , 50 ( 3 ): 524 - 532 . (in Chinese)
LAM M P , KORNEGAY K T . Recent progress of submicron CMOS using 6H-SiC for smart power applications [J ] . IEEE Transactions on Electron Devices , 1999 , 46 ( 3 ): 546 - 554 .
CHEN J S , KORNEGAY K T , RYU S H . A silicon carbide CMOS intelligent gate driver circuit with stable operation over a wide temperature range [J ] . IEEE Journal of Solid-State Circuits , 1999 , 34 ( 2 ): 192 - 204 .
LEE J Y , SINGH S , COOPER J A . Demonstration and characterization of bipolar monolithic integrated circuits in 4H-SiC [J ] . IEEE Transactions on Electron Devices , 2008 , 55 ( 8 ): 1946 - 1953 .
NEUDECK P G , SPRY D J , CHEN L Y , et al . Stable electrical operation of 6H-SiC JFETs and ICs for thousands of hours at 500 °C [J ] . IEEE Electron Device Letters , 2008 , 29 ( 5 ): 456 - 459 .
CHEONG H J , BAHNG W , KANG I H , et al . Effect of high temperature annealing on the characteristics of SiC schottky diodes [J ] . Journal of the Korean Institute of Electrical and Electronic Material Engineers , 2006 , 19 ( 9 ): 818 - 824 .
LI H F , DIMITRIJEV S , SWEATMAN D , et al . Effect of NO annealing conditions on electrical characteristics of n-type 4H-SiC MOS capacitors [J ] . Journal of Electronic Materials , 2000 , 29 ( 8 ): 1027 - 1032 .
周郁明 , 穆世路 , 杨华 , 等 . Si/SiC混合开关最优门极延时及其在逆变器中的应用 [J ] . 电子学报 , 2023 , 51 ( 6 ): 1468 - 1473 .
ZHOU Y M , MU S L , YANG H , et al . Optimal gate turn-off delay-time of Si/SiC hybrid switch and its application in inverter [J ] . Acta Electronica Sinica , 2023 , 51 ( 6 ): 1468 - 1473 . (in Chinese)
OKAMOTO M , YAO A , SATO H , et al . First demonstration of a monolithic SiC power IC integrating a vertical MOSFET with a CMOS gate buffer [C ] // 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD) . Piscataway : IEEE , 2021 : 71 - 74 .
OKAMOTO M , YAO A , SATO H , et al . Realization of monolithic SiC power IC utilizing the compatible process for CMOS and power MOSFET [C ] // 2022 6th IEEE Electron Devices Technology & Manufacturing Conference (EDTM) . Piscataway : IEEE , 2022 : 195 - 197 .
ISUKAPATI S B , ZHANG H , LIU T U , et al . Monolithic integration of lateral HV power MOSFET with LV CMOS for SiC power IC technology [C ] // 2021 33rd InterNational Symposium on Power Semiconductor Devices and ICs (ISPSD) . Nagoya : IEEE , 2021 : 267 - 270 .
TSUI B Y , TSAIT K , HUNG C L , et al . Design and characterization of the junction isolation structure for monolithic integration of planar CMOS and vertical power MOSFET on 4H-SiC up to 300 °C [C ] // 2022 International Electron Devices Meeting (IEDM) . Piscataway : IEEE , 2022 : 9.3.1- 9 . 3 . 4 .
0
浏览量
11
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621