1 |
LIUM, OUYANGD T, CAIS W, et al. Efficient zonal diagnosis with maximum satisfiability[J]. Science China Information Sciences, 2018, 61(11): 1-14.
|
2 |
LIUM, OUYANGD T, ZHANGL M. A novel approach for improving quality of health state with difference degree in circuit diagnosis[J]. Applied Intelligence, 2018, 48(11): 4371-4381.
|
3 |
刘梦, 欧阳丹彤, 刘伯文, 等. 结合问题特征的分组式诊断方法[J]. 电子学报, 2018, 46(3): 589-594.
|
|
LIUM, OUYANGD T, LIUB W, et al. Grouped diagnosis approach using the feature of problem[J]. Acta Electronica Sinica, 2018, 46(3): 589-594. (in Chinese)
|
4 |
WANGY Y, LIR Z, ZHOUY P, et al. A path cost-based GRASP for minimum independent dominating set problem[J]. Neural Computing and Applications, 2017, 28(1): 143-151.
|
5 |
欧阳丹彤, 刘伯文, 刘梦, 等. 结合电路结构基于分块的诊断方法[J]. 电子学报, 2018, 46(7): 1571-1577.
|
|
OUYANGD T, LIUB W, LIUM, et al. A block-based diagnostic method combining with the circuit structure[J]. Acta Electronica Sinica, 2018, 46(7): 1571-1577. (in Chinese)
|
6 |
ZHANW F, EL-MALEHA. A new scheme of test data compression based on equal-Run-length coding (ERLC)[J]. Integration, 2012, 45(1): 91-98.
|
7 |
詹文法, 邵志伟. 一种集成电路测试流程分级动态调整方法[J]. 电子学报, 2020, 48(8): 1623-1630.
|
|
ZHANW F, SHAOZ W. Hierarchical dynamic adjustment method for integrated circuit testing process[J]. Acta Electronica Sinica, 2020, 48(8): 1623-1630. (in Chinese)
|
8 |
倪天明, 常郝, 卞景昌, 等. 基于边沿延时翻转的绑定前硅通孔测试方法[J]. 电子学报, 2019, 47(11): 2278-2283.
|
|
NIT M, CHANGH, BIANJ C, et al. An edge transition delay based pre-bond TSV testing method[J]. Acta Electronica Sinica, 2019, 47(11): 2278-2283. (in Chinese)
|
9 |
POMERANZI. OBO: An output-by-output scoring algorithm for fault diagnosis[C]//2014 IEEE Computer Society Annual Symposium on VLSI. Tampa, USA: IEEE, 2014: 314-319.
|
10 |
POMERANZI. Improving the accuracy of defect diagnosis by considering fewer tests[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014, 33(12): 2010-2014.
|
11 |
POMERANZI. Improving the accuracy of defect diagnosis by adding and removing tests[J]. IET Computers & Digital Techniques, 2015, 10(2): 47-53.
|
12 |
BERNARDIP, GROSSOM, REBAUDENGOM, et al. A pattern ordering algorithm for reducing the size of fault dictionaries[C]//The 24th IEEE VLSI Test Symposium. NY, USA: IEEE, 2006: 386-391.
|
13 |
BOLCHINIC, QUINTARELLIE, SALICEF, et al. A data mining approach to incremental adaptive functional diagnosis[C]//2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). NY, USA: IEEE, 2013: 13-18.
|
14 |
HUANGY, CHENGW T, TAMARAPALLIN, et al. Diagnosis with limited failure information[C]//2006 IEEE International Test Conference. Santa Clara, CA, USA: IEEE, 2006: 1-10.
|
15 |
XUEC, BLANTONR D. Test-set reordering for improving diagnosability[C]//2017 IEEE 35th VLSI Test Symposium (VTS). NY, USA: IEEE, 2017: 1-6.
|
16 |
BODHES, AMYEENM E, POMERANZI, et al. Diagnostic fail data minimization using an N-cover algorithm[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(3): 1198-1202.
|
17 |
BODHES, POMERANZI, AMYEENM E, et al. Reordering tests for efficient fail data collection and tester time reduction[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25(4): 1497-1505.
|
18 |
BRGLEZE, FUJIWARAH. A neutral netllst of 10 combinational benchmark circuits and a target translator in fortran[C]//Proceedings of IEEE International Symposium on Circuits and Systems. Kyoto, USA: IEEE, 1985: 695-698.
|
19 |
BRGLEZF, BRYAND, KOZMINSKIK. Combinational profiles of sequential benchmark circuits[C]//IEEE International Symposium on Circuits and Systems. Portland, USA: IEEE, 1989: 1929-1934.
|