1 |
LANDAUERR. Irreversibility and heat generation in the computing process[J]. IBM Journal of Research and Development, 1961, 5(3): 183-191.
|
2 |
常丽, 朱宇祥, 蒋辉. 量子全加器设计[J]. 电子学报, 2019, 47(9): 1863-1867.
|
|
CHANGL, ZHUY X, JIANGH. Design of quantum full adder[J]. Acta Electronica Sinica, 2019,47(9):1863-1867.(in Chinese)
|
3 |
NAVEENK B, PUNEETHG, SANDNGARAJUM N S. Low power Viterbi decoder design based on reversible logic gates[C]//International Conference on Electronics and Communication Systems. Coimbatore: IEEE, 2017: 201-205.
|
4 |
MONDALB, DEY K, CHAKRABORTYS. An efficient reversible cryptographic circuit design[C]//International Symposium on Vlsi Design and Test. Guwahati: IEEE, 2016: 1-6.
|
5 |
GOVINDAPRIYAK, PERIYASAMYM. Nano design of communication parts with QCA using reversible logic [C]//International Conference on Advanced Communication Control and Computing Technologies. Ramanathapuram: IEEE, 2017: 819-823.
|
6 |
管致锦, 秦小麟, 陶涛, 等. 可逆逻辑门网络的表示与级联[J]. 电子学报, 2010, 38(10): 2370-2376.
|
|
GUANZ J, QINX L, TAOT, et al. Representation and cascade for reversible gate network[J]. Acta Electronica Sinica, 2010, 38(10): 2370-2376. (in Chinese)
|
7 |
KALANTARIZ, ESHGHIM, MOHAMMADIM, et al. Low-cost and compact design method for reversible sequential circuits[J]. The Journal of Supercomputing, 2019,75(11): 7497-7519 .
|
8 |
吴钰, 张莹, 王伦耀, 等. 一种可逆有限状态机的电路设计[J]. 电子学报, 2020, 48(11): 2226-2232.
|
|
WUY, ZHANGY, WANGL Y, et al. Design of a reversible finite state machine[J]. Acta Electronica Sinica, 2020, 48(11): 2226-2232.(in Chinese)
|
9 |
ROHINIH, RAJASHEKARS, KUMARP. Design of basic sequential circuits using reversible logic[C]//2016 International Conference on Electrical, Electronics, and Optimization Techniques. Chennai: IEEE, 2016: 2110-2115.
|
10 |
ANDALOUSSII, SEDRAM B. A design of sequential reversible circuits by reversible gates[J]. International Journal of Engineering & Technology, 2020, 9(2): 397-402.
|
11 |
SLIMANIA, BENSLAMAA. Optimized 4-bit quantum reversible arithmetic logic unit[J]. International Journal of Theoretical Physics, 2017, 56(8): 2686-2696.
|
12 |
THAPLIYALH, RANGANATHANN. Design of reversible latches optimized for quantum cost, delay and garbage outputs[C]//2010 23rd International Conference on VLSI Design. Bangalore: IEEE, 2010: 235-240.
|
13 |
ANURADHAB, SIVAKUMARS. TOFFOLI based reversible sequential circuits[J]. International Journal of Advanced Information Science and Technology, 2014,23(23): 2319-2682.
|
14 |
MISRAN K, WAIRYAS, SEN B. Design of conservative, reversible sequential logic for cost efficient emerging nano circuits with enhanced testability[J]. Ain Shams Engineering Journal, 2018, 9(4): 2027-2037.
|
15 |
SINGHS, CHOUDHARYA, JAINM K. A brief overview of reversible logic gate and reversible circuits[J]. International Journal of Electronics Engineering, 2019, 11(2): 86-104.
|