1 |
MARRD T, BINNSF, HILLD L. Hyper-threading technology architecture and microarchitecture[J]. Intel Technology Journal, 2002, 6(1): 1-12.
|
2 |
ACIÇMEZO, SEIFERTJ P. Cheap hardware parallelism implies cheap security[C]//Proc of the Workshop on Fault Diagnosis & Tolerance in Cryptography. Vienna: IEEE, 2007: 80-91.
|
3 |
GEQIAN, YAROMY, COCKD, et al. A survey of microarchitectural timing attacks and countermeasures on contemporary hardware[J]. Journal of Cryptographic Engineering. 2016, 8(1): 1-27.
|
4 |
HEZ, LEER B. How secure is your cache against side-channel attacks?[C]//50th Annual IEEE/ACM International Symposium. Cambridge: ACM, 2017: 341-353.
|
5 |
WANGZHENGHONG, LEER. Covert and side channels due to processor architecture[C]//Proc of the 22nd Annual Computer Security Applications Conference. Miami Beach: IEEE, 2006: 473-482.
|
6 |
ALDAYAA, BRUMLEYB, HASSANS U, et al. Port contention for fun and profit[C]//Proc of the Symposium on Security and Privacy. San Francisco: IEEE, 2019: 19-23.
|
7 |
BHATTACHARYYAA, SANDULESCUA, NEUGSCHWANDTNERM, et al. SMoTherSpectre: Exploiting speculative execution through port contention[C]//Proc of the 2019 ACM SIGSAC Conf on Computer and Communications Security. London: ACM, 2019: 785-800.
|
8 |
PERCIVALC. Cache missing for fun and profit[J/OL]. (2019-12-16)[2021-12-22] .
|
9 |
HUWEIMING. Reducing timing channels with fuzzy time[C]//Proc of the 1991 IEEE Computer Society Symposium on Research in Security and Privacy. Oakland,CA: IEEE, 1991: 8-20.
|
10 |
ZHANGYUE, ZHUZIYUAN, MENGDAN. DDM: A demand-based dynamic mitigation for SMT transient channels[C]//IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking. Xiamen: IEEE, 2019: 614-621.
|
11 |
HEZ, et al. New models for understanding and reasoning about speculative execution attacks[C]//IEEE International Symposium on High-Performance Computer Architecture(HPCA). Seoul: IEEE, 2021:40-53.
|
12 |
KOCHERP, GENKIND, GRUSSD, et al. Spectre attacks: Exploiting speculative execution[J]. Communications of the ACM, 2020, 63(7):93-101.
|
13 |
BINKERTN, BECKMANNB, BLACKG, et al. The gem5 simulator[J]. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1-7.
|
14 |
HENNINGJ L. SPEC CPU2006 benchmark descriptions[J]. ACM SIGARCH Computer Architecture News, 2006, 4(34): 1-17.
|