电子学报

• • 上一篇    

基于Xilinx型FPGA系统单粒子效应评估方法研究

王鹏1,2, 邹彬2,3, 刘金枝1,2, 周丹阳1,2   

  1. 1.中国民航大学安全科学与工程学院, 天津 300300
    2.中国民航大学民航航空器适航审定技术重点实验室,天津 300300
    3.中国民航大学电子信息与自动化学院,天津 300300
  • 收稿日期:2021-10-09 修回日期:2022-03-06
  • 作者简介:王 鹏 男,1982年8 月出生于新疆省.现为中国民航大学 工信部-民航局适航审定技术与管理研究中心 副主任、博士生导师.主持和承担C919等各类型号攻关等横向课题近20项,发表论文40余篇,出版专著3部,译著1部,获批和申请专利授权10项. Email: pwang_cauc@163.com
    邹 彬(通信作者) 女, 1997年4月出生于山东省威海市. 现为中国民航大学研究生. 主要研究方向为机载电子设备硬件设计. Emaill: bzou_2015@163.com
    刘金枝 女, 1988年9月出生于河北沧州市. 现为中国民航大学讲师.主要研究方向为航电设备适航. Email: ljzhebut@126.com
    周丹阳 女,1997年3月出生于河南省洛阳市.现为中国民航大学研究生. 主要研究方向为机载电子设备硬件设计. Emaill: geekzdy@163.com
  • 基金资助:
    中央高校基本科研业务费项目(3122019168)

Study on Single Event Effect Evaluation Method Based on Xilinx FPGA System

WANG Peng1,2, ZOU Bin2,3, LIU Jin-zhi1,2, ZHOU Dan-yang1,2   

  1. 1.School of Safety Science and Engineering,Civil Aviation University of China,Tianjin 300300,China
    2.Key Laboratory of Aircraft Airworthiness Certification Technology,Civil Aviation University of China,Tianjin 300300,China
    3.School of Electronic Information and Automation,Civil Aviation University of China,Tianjin 300300,China
  • Received:2021-10-09 Revised:2022-03-06

摘要:

Virtex-5系列芯片没有官方提供的专用软错误缓解(Soft Error Mitigation,SEM)IP核,需自行设计故障注入系统.本文选用XC5VFX130T型现场可编程门阵列(Field Programmable Gate Array,FPGA)芯片利用单帧部分重构功能达到等同于SEM IP故障注入效果,实现对FPGA电路系统的抗单粒子翻转能力评估测试.利用逐位注入故障模式对XC5VFX130T型FPGA的配置位逐个注入故障,获得待评估电路的敏感配置位信息;对待测电路进行三模冗余防护加固,利用累积故障注入模式连续随机注入模拟单粒子辐照试验环境,得到待评估电路的功能中断截面,进而实现对基于XC5VFX130T型FPGA系统的抗单粒子翻转加固效果的评估.研究表明,基准电路(移位寄存器链等)评估得到的功能中断截面与实际辐照试验中的功能中断截面曲线变化一致,为机载电子的单粒子效应适航评估提供了支持.

关键词: FPGA(Field Programmable Gate Array), 部分重构, 单粒子翻转, 逐位注入, 三模冗余, 累积故障注入, 功能中断截面

Abstract:

The Virtex-5 series chips do not have an official soft error mitigation(SEM) IP core, so they need to design their own fault injection system.The XC5VFX130T field programmable gate array(FPGA) chip is selected to achieve the effect equivalent to SEM IP fault injection with the single-frame partial reconstruction function, and the single-event upset resistance of FPGA circuit system is evaluated and tested.The configuration bits of XC5VFX130T FPGA are injected one by one in bitwise injection fault mode to obtain the sensitive configuration bit information of the circuit to be evaluated.The test circuit was reinforced with three-mode redundancy protection, and the cumulative fault injection mode was used to simulate the single-particle irradiation test environment. The functional interruption section of the circuit to be evaluated was obtained, and then the anti-single-event upset reinforcement effect of XC5VFX130T FPGA system was evaluated.The study shows that the function interruption cross section of reference circuit such as shift register chain is consistent with the change of function interruption cross section curve of actual irradiation test, which provides support for the airworthiness evaluation of airborne electron with single event effect.

Key words: FPGA(Field Programmable Gate Array), partial reconstruction, single event upset, bit by bit injection, triple modular redundancy, cumulative fault injection, functional interruption cross section

中图分类号: