[1] P Kocher.Timeing attacks on implementations of Diffie-Hellman,RSA,DSS,and other systems [A].Advances in Cryptology'96 [C].LNCS 1109,California:Springer-Verlag,1996.104-113. [2] T S Messerges,E A Dabbish,R H Sloan.Investigations of power analysis attacks on smartcards [A].Proc USENIX Workshop Smartcard Technology [C].Chicago USA,1999.151-161. [3] P Kocher,J Jaffe,B Jun.Differential power analysis [A].Advances in Cryptology'99 [C],LNCS 1666,Singapore,1999.388-397. [4] K Itoh,T Izu,M Takenaka.Address-bit differential power analysis of cryptographic schemes OK-ECDH and OK-ECDSA [A].CHES 2002 [C].LNCS 2523,San Francisco Bay:Springer-Verlag,2002.129-143. [5] A Moradi,O Mischke,T Eisenbarth.Correlation-Enhanced Power Analysis Collision Attack [A].CHES 2010 [C].LNCS 625,Santa Barbara,California:Springer-Verlag,2010.125-139. [6] K Tiri,I Verbauwhede.A Digital Design Flow for Secure Integrated Circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(7):1197-1208. [7] K Tiri,D Hwang,A Hodjat,B C Lai,S Yang,P Schaumont,I Verbauwhede.Prototype IC with WDDL and Differential Routing-DPA Resistance Asssessment [A].CHES 2005 [C].LNCS 3659,Edinburgh:Springer-Verlag,2005.354-365. [8] M Bucci,L Giancane,R Luzzi,A Trifiletti.Three-Phase Dual-Rail Pre-charge Logic [A].CHES 2006 [C].LNCS 4249,Yokohama Japan:Springer-Verlag,2006.234-241. [9] G F Bouesse,G Sicard,M Renaudin.Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits [A].CHES 2006 [C].LNCS 4249,Yokohama Japan:Springer-Verlag,2006.384-398. [10] 乐大珩,张民选,李少青,孙岩,谷晓忱.一种新型的抗DPA攻击可配置逻辑结构[J].电子学报,2011,39(02):453-457. YUE Da-heng,ZHANG Min-xuan,LI Shao-qing,SUN Yan,GU Xiao-chen.A Novel DPA-Resisance Configurable Logic[J].Acta Electronica Sinica,2011,39(02):453-457.(in Chinese) [11] S Moore,R Anderson,P Cunningham,R Mullins,G Taylor.Improving Smart Card Security using Self-timed Circuits [A].Eighth International Symposium on Asynchronous Circuits and systems(ASYNC 2002) [C].Manchester,2002.8-11. [12] G F Bouesse,M Renaudin,S Dumont,F Germain.DPA on Quasi Delay Insensitive Asynchronous Circuits:Formalization and Improvement [A].DATE'05 [C].Munich Germany,2005.126-134. [13] J Jaffe,P Kocher,B Jun.Balanced Cryptographic computational mehtod and apparatus for leak minimization in smartcards and others Cryptosystems [DB/OL].EP1088295/WO9967766. [14] C L Seitz.System timing [A],in Introduntion to VLSI System [C],C A.Mead and L A.Conway,eds.Addison-Wesley,1980.360-420. [15] G F Bouesse,M Renaudin,G Sicard.Improving DPA resistance of Quasi Delay Insensitive Circuits using randomly time-shifted Aknowledgement Signals [A].Communication to VLSISOC'05 [C],Perth Australia:Springer-Verlag,2005.187-198. |