防御零值功耗攻击的AES SubByte模块设计及其VLSI实现
Design of AES SubByte Module of Anti-Zero Value Power Attack and Its VLSI Implementation
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 | 〉 |