基于三维芯片热驱动的扫描测试策略

doi:10.3969/j.issn.0372-2112.2013.06.025

电子学报

基于三维芯片热驱动的扫描测试策略

神克乐¹, 向东²

1. 清华大学计算机系, 北京 100084;
2. 清华大学软件学院, 北京 100084

收稿日期:2012-06-08 修回日期:2012-10-25 出版日期:2013-06-25
- 作者简介:
- 神克乐男,1988年1月出生于江苏省南京市.现为清华大学计算机系博士生.主要研究方向是三维集成电路测试. E-mail:skl10@mails.tsinghua.edu.cn 向东男,1966年出生于重庆市.现为清华大学软件学院教授,博士生导师,杰出青年.主要研究方向为集成电路测试,分布式计算,容错计算. E-mail:dxiang@tsinghua.edu.cn
- 基金资助:
- 国家自然科学基金 (No.60425203,No.60910003,No.61170063); 国家高技术研究发展计划 (863计划) (No.2009AA01Z129)

Three Dimensional ICs Thermal-Driven Test Application Scheme

SHEN Ke-le¹, XIANG Dong²

1. Department of Computer Science, Tsinghua University, Beijing 100084, China;
2. School of Software, Tsinghua University, Beijing 100084, China

Received:2012-06-08 Revised:2012-10-25 Online:2013-06-25 Published:2013-06-25

摘要/Abstract

摘要： 本文针对三维芯片测试,首先提出了一种扫描结构,这种结构考虑了硅通孔(through silicon vias)互连的代价,在有效的降低测试时间的同时,还可以压缩测试激励数据和测试响应;另外在降低温度方面,扫描树结构也有很好的表现.在三维芯片中的热点(hotspot)经常会影响性能和可靠性.接着,本文提出了一种测试向量排序策略,从而避免测试向量可能会导致温度分布不均,有效的降低了三维芯片的温度.实验结果表明,本文提出的扫描树结构要比传统的扫描链结构在峰值温度方面降低了15%.如果在扫描树结构上应用测试排序策略,芯片上峰值温度可以降低超过25%.

关键词: 热驱动测试策略, 扫描树, 三维芯片, 测试排序

Abstract: In order to continue the Moore's law,three dimensional integrated circuit(3D IC)provides an efficient solution.Although 3D IC has a lot of advantages,it faces a set of challenges.Thermal dissipation is one of the most serious problems.In this paper,we proposed a scan architecture for 3D IC testing.Moreover,we develop a test ordering scheme in order to prevent hotspot in the 3D IC from getting higher.Experiment results present that the peak temperature can be reduced by 15%.When combined with test ordering scheme,the three dimensional scan tree can even reduce peak temperature by more than 25%.

Key words: thermal driven, scan tree, 3D IC(three dimensional integrated circuit), test ordering

中图分类号:

神克乐, 向东. 基于三维芯片热驱动的扫描测试策略[J]. 电子学报, DOI: 10.3969/j.issn.0372-2112.2013.06.025.

SHEN Ke-le, XIANG Dong. Three Dimensional ICs Thermal-Driven Test Application Scheme[J]. Acta Electronica Sinica, DOI: 10.3969/j.issn.0372-2112.2013.06.025.

参考文献

[1] XIE Yuan,et al.Design space exploration for 3D integrated circuits[J].ACM Journal on Emerging Technologies in Computing Systems,2006,2(2):65-103.

[2] WU Cheng-wen,et al.KWAI.On-chip TSV testing for three dimension integrated circuits before bonding using sense amplification[A].Asian Test Symposium[C].Washington,DC,USA:IEEE Computer Society,2009.450-455.

[3] Wei Huang,et al.Compact thermal modeling for temperature-aware design[A].DAC[C].Washington,DC,USA:IEEE Computer Society,2004.878-883.

[4] CHAKRABARTY K.Test challenges for three dimension integrated circuits[J].Design & Test of Computers,2009,26(5):26-35.

[5] WU Xiao-xiao,et al.Scan-chain design and optimization for three-dimensional integrated circuits[J].ACM Journal on Emerging Technologies in Computing Systems,2009,5(2):9:1-9:26.

[6] B NOIA,et al.Optimization methods for post-bond die-internal/external testing in three dimension stacked ICs[A].IEEE Intemational Test Conference[C].Washington,DC,USA:IEEE Computer Society,2010.1-9.

[7] D Xiang,et al.Low-power scan testing for test data compression using a routing-driven scan architecture[J].IEEE Trans on Computer-Aided Design,2009,28(2):1101-1105.

[8] D Xiang,et al.Partial scan design based on valid state information and functional information[J].IEEE Trans on Computers,2004,53(3):276-287.

[9] X Zhou,et al.Thermal-aware task scheduling for 3-D multicore processors[J].IEEE Trans on Parallel and Distributed Systems,2010,21(1):60-71.

[10] C Liu,et al.Thermal-aware test scheduling and hot spot temperature minimization for core-based systems[A].Defect and Fault Tolerance in VLSI Systems[C].Washington,DC,USA:IEEE Computer Society,2005.552-560.

[11] G KARYOIS,et al.Multilevel hypergraph partitioning:Applications in VLSI domain[J].IEEE Trans on VLSI Systems,1999,7(1):69-79.

[12] Y Yang,et al.ISAC:Integrated space and time adaptive chip-package thermal analysis[J].IEEE Trans on Computer-Aided Design,2007,26(1):86-99.

[13] Li Jiang,et al.Test architecture design and optimization for three-dimensional SOCs[A].DATE'09[C].Washington,DC,USA:IEEE Computer Society,2009.220-225.

[14] D Xiang,et al.Improving the effectiveness of scan-based BIST using scan chain partitioning[J].IEEE Trans on Computer-Aided Design,2005,24(6):916-927.

[15] B GOPLEN,et al.Placement of thermal vias in 3-D ICs using various thermal objectives[J].IEEE Trans on Computer-Aided Design,2007,25(4):692-709.

[16] PATTI RS,et al.Three-dimensional integrated circuits and the future of system-on-chip designs[J].Proceedings of the IEEE,2006,94(6):1214-1224.

[17] ERIC BEYNE,et al.3D system integration technologies[A].IEEE International Conference on Integrated Circuit Design and Technology[C].Washington,DC,USA:IEEE Computer Society,2007.1-3.

[18] PHILIP GARROU,et al.Handbook of 3D Integration-technology and Applications of 3D Integrated Circuits[M].Weinheim:Wiley-VCH,2008,5-8.

[19] B NOIA,et al.Test-architecture optimization for TSV-based 3D stacked ICs[A].IEEE European Test Symposium[C].Washington,DC,USA:IEEE Computer Society,2010.24-29.

[20] Lee H,et al.Test challenges for 3D integrated circuits[J].IEEE Design & Test of Computers,2009,(99).26-35.

[21] 刘杰,梁国华,等.动态向量调整的多扫描链测试数据压缩[J].电子学报,2012,40(2):287-292. LIU Jie,LIANG Guo-hua,et al.Test data compression for multiple scan chains with dynamic vector adjustment[J].Acta Electronica Sinica,2012,40(2):287-292.(in Chinese)

[22] 方建平,郝跃,等.应用混合游程编码的SOC测试数据压缩方法[J].电子学报,2005,22(11):1973-1977. FANG Jian-ping,HAO Yue,et al.A hybrid run-length coding for soc test data compression[J].Acta Electronica Sinica,2005,22(11):1973-1977.(in Chinese)

[23] 李兆麟,叶以正,等.全扫描设计中多扫描链的构造[J].电子学报,2000,28(2):90-93. LI Zhao-lin,YE Yi-zheng,et al.Configuration of multiple scan chains in full scan design[J].Acta Electronica Sinica,2000,28(2):90-93.(in Chinese)

基于三维芯片热驱动的扫描测试策略

Three Dimensional ICs Thermal-Driven Test Application Scheme

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 1

编辑推荐

Metrics