电子学报 ›› 2013, Vol. 41 ›› Issue (7): 1431-1435.DOI: 10.3969/j.issn.0372-2112.2013.07.029

• 科研通信 • 上一篇    下一篇

大电流负载的片上LDO系统设计

胡佳俊, 陈后鹏, 宋志棠, 王倩, 宏潇, 李喜, 许伟义   

  1. 中国科学院上海微系统与信息技术研究所信息功能材料国家重点实验室, 上海 200050
  • 收稿日期:2012-08-21 修回日期:2012-11-27 出版日期:2013-07-25
    • 通讯作者:
    • 陈后鹏
    • 作者简介:
    • 胡佳俊 男,1989年生于上海市崇明县,中科院上海微系统与信息技术研究所研究生,主要从事于电源管理芯片和PCRAM存储器芯片的设计和研究.E-mail:jiajunhu@mail.sim.ac.cn
    • 基金资助:
    • 国家集成电路重大专项 (No.2009ZX02023-003); 国家重点基础研究发展计划 (No.2007CB935400,No.2010CB934300,No.2011CB309602,No.2011CB932800); 国家自然科学基金 (No.60906004,No.60906003,No.61006087,No.61076121); 上海市科委资助项目 (No.09QH1402600,No.1052nm07000); 电子薄膜与集成器件国家重点实验室开放基金 (No.KFJJ201110)

Design of an On-Chip LDO System with Large Loading Current

HU Jia-jun, CHEN Hou-peng, SONG Zhi-tang, WANG Qian, HONG Xiao, LI Xi, XU Wei-yi   

  1. State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China
  • Received:2012-08-21 Revised:2012-11-27 Online:2013-07-25 Published:2013-07-25
    • Supported by:
    • Major Project of National Integrated Circuit (No.2009ZX02023-003); National Key Basic Research Development Plan (No.2007CB935400, No.2010CB934300, No.2011CB309602, No.2011CB932800); National Natural Science Foundation of China (No.60906004, No.60906003, No.61006087, No.61076121); Foundation of Shanghai Science and Technology Commission of Shanghai Municipality (No.09QH1402600, No.1052nm07000); Open Fund of State Laboratory of Electronic Thin Films and Integrated Devices (No.KFJJ201110)

摘要: 本文分析了传统大电流负载的LDO(Low-dropout Regulator)系统实现系统稳定性和瞬态响应提高的局限性,在此基础上,提出了一种片内集成的瞬态响应提高技术.此技术无需外挂电容和等效串联电阻(Equivalent Series Resistor,ESR),即能使系统在全负载范围内保持稳定性和良好的纹波抑制能力.仿真结果表明,系统空载时,静态电流为64μA,且最大能提供800mA的负载电流,1KHz时的电源抑制比达到-60dB,当负载电流以800mA/5μs跳变时,最大下冲电压为400mV,上冲电压为536mV,恢复时间分别只需6.7μs和12.8μs,版图面积约为0.64mm2.

关键词: 瞬态响应, 相位裕度, 快速响应, 低压差, 大电流负载

Abstract: This paper analyzes the stability and transient response enhancement limit of traditional LDO system and a transient response enhancement technique of on-chip LDO system is presented.Based on the analysis,a transient response enhancement technique fully integrated on-chip is put forward.The proposed scheme not only results in stability within a wide range of load variation,but also gets a good ripple rejection without off-chip capacitor and equivalent series resistor.It is demonstrated by simulation that the proposed circuit dissipates only 64μA of quiescent current with empty load and it is capable of delivering load current up to 800mA,the power supply rejection rate at 1KHz is about -60dB.For a load step of 800mA/5μs,the circuit has a maximum undershoot of 400mV and a maximum overshoot of 536mV.The recovery time is only 6.7μs and 12.8μs respectively and the layout area is about 0.64mm2.

Key words: transient response, phase margin, quick response, low dropout, large loading current

中图分类号: