
12.5Gb/s 0.18μmCMOS时钟与数据恢复电路设计
Design of 12.5Gb/s 0.18μm CMOS Clock and Data Recovery Circuit
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |