[1] Keshava J,Hakim N,Prudvi C.Post-silicon validation challenges:how EDA and academia can help[A].Proceedings of the 47th Design Automation Conference[C].Anaheim,CA:IEEE/ACM Press,2010.3-7.
[2] Tang S,Xu Q.A multi-core debug platform for NoC-based systems[A].Proceedings of Design,Automation and Test in Europe[C].Nice,France:IEEE/ACM Press,2007.870-875.
[3] Xu Q,Liu X.On signal tracing in post-silicon validation[A].Proceedings of the 5th Asia and South Pacific Design Automation Conference[C].Taipei:IEEE Press,2010.262-267.
[4] Hopkins A B T,McDonald-Maier K D.Debug support for complex systems on-chip:a review[J].IEE Proceedings-Computers and Digital Techniques,2006,153(4):197-207.
[5] Ko H F,Nicolici N.Automated trace signals identification and state restoration for improving observability in post-silicon validation[A].Proceedings of Design,Automation and Test in Europe[C].Germany:IEEE/ACM Press,2008.1298-1303.
[6] Liu X,Xu Q.On signal selection for visibility enhancement in trace-based post-silicon validation[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2012,31(8):1263-1274.
[7] Basu K,Mishra P.Efficient trace signal selection for post silicon validation and debug[A].Proceedings of the 24th International Conference on VLSI Design[C].India:IEEE Press,2011.352-357.
[8] Lai C H,Yang F C,Huang J.A trace-capable instruction cache for cost-efficient real-time program trace compression in SoC[J].IEEE Transactions on Computers,2011,60(12):1665-1677.
[9] Yuan F,Liu X,Xu Q.X-tracer:a reconfigurable X-tolerant trace compressor for silicon debug[A].Proceedings of the 49th Design Automation Conference[C].America:IEEE/ACM Press,2012.555-560.
[10] Gao J,Wang J,Han Y,Zhang L,X.Li.A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems[A].Proceedings of Design,Automation and Test in Europe[C].Germany:IEEE/ACM,2012.27-32.
[11] Parnas M,Ron D.Approximating the minimum vertex cover in sublinear time and a connection to distributed algorithms[J].Theoretical Computer Science,2007,381(1):183-196.
[12] 杨盛光,李丽,高明伦,等.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. Yang S G,Li L,Gao M L,et al.An energy and delay aware mapping method of NoC[J].Acta Electronica Sinica,2008,36(5):937-942.(in Chinese)
[13] Leary G,Srinivasan K,Mehta K,et al.Design of network-on-chip architectures with a genetic algorithm-based technique[J].IEEE Transactions on Very Large Scale Integration Systems,2009,17(5):674-687.