[1] 谢翔, 张春, 王志华.生物医学中的植入式电子系统的现状与发展[J].电子学报, 2004, 32(3):462-467. Xie Xiang, Zhang Chun, Wang Zhi-hua.A review of the implantable electronic devices in biology and medicine[J].Acta Electronica Sinica, 2004, 32(3):462-467.(in Chinese)
[2] L S Y Wong, S Hossain.A very low-power CMOS mixed-signal IC for implantable pacemaker applications[J].IEEE Journal of Solid-State Circuits, 2004, 39(12):2446-2456.
[3] R P Alberto, D R Manuel.Biomedical Engineering Trends in Electronics, Communications and Software[M].India:Intech, 2011.171-192.
[4] Huang G Y, et al.A 1- μW 10-bit 200-kS/s SAR ADC with a bypass window for biomedical applications[J].IEEE Journal of Solid-State Circuits, 2012, 47(11):2783-2795.
[5] Naveen Verma, et al.An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes[J].IEEE Journal of Solid-State Circuits, 2007, 42(6):1196-1205.
[6] 吴训威, 卢仰坚.基于冗余抑制技术的低功耗组合电路设计[J].电子学报, 2002, 30(5):672-675. Wu Xun-wei, Lu Yang-jian.Design of low power combinational circuits based on redundancy-restraining technique[J].Acta Electronica Sinica, 2002, 30(5):672-675.(in Chinese)
[7] Anup Jalan, Mamta Khosla.Analysis of leakage power reduction techniques in digital circuits[A].Proceedings of IEEE India Conference[C].Hyderabad:IEEE, 2011.1-4.
[8] Nam Sung Kim, Todd Austin.Leakage current:Moore's law meets static power[J].IEEE Computer, 2003, 36(12):68-74.
[9] Shin'ichiro Mutoh, et al.1-V power supply high-speed digital circuit technology with multithresh-old-voltage CMOS[J].IEEE Journal of Solid-State Circuits, 1995, 30(8):847-854.
[10] B Razavi.Principles of Data Conversion System Design[M].New York:IEEE, 1995.198-202.
[11] Li Yan, Yavuz Degerli, Ji Zhen.A low power column-level high speed auto-zeroed comparator for CMOS active pixel sensor based vertex detector[J].Chinese Journal of Electronics, 2010, 19(1):53-56.
[12] J Lu, J Holleman.A low-power high-precision comparator with time-domain bulk-tuned offset cancellation[J].IEEE Transactions on Circuits and System I:Regular Papers, 2013, 60(5):1158-1167.
[13] Vito Giannini, Pierluigi Nuzzo.An 820uW 9b 40MS/s noise-tolerant dynamic-SAR ADC 90nm digital CMOS[A].Proceedings of IEEE International Solid-State Circuits Conference[C].San Francisco, CA:IEEE, 2008.238-239.
[14] A Rodriguez-Vazquez, F Medeiro.CMOS Telecom Data Converters[M].Boston, MA:Kluwer Academic, 2003.168-170.
[15] M Yip, A P Chandrakasan.A resolution reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC[A].Proceedings of IEEE International Solid-State Circuits Conference[C].San Francisco, CA:IEEE, 2011.190-192.
[16] Seon-Kyoo Lee, Seung-Jin Park.A 21 fJ/Conversion-step 100 kS/s 10-bit ADC with a low noise time domain comparator for low power sensor interface[J].IEEE Journal of Solid-State Circuits, 2011, 46(3):651-659. |