[1] 汪鹏君,汪迪生,蒋志迪,张会红.基于PSGA算法的ISFPRM电路面积与功耗优化[J].电子学报,2013,41(8):1542-1548. Wang P J,Wang D S,Jiang Z D,Zhang H H.Area and power optimization of ISFPRM circuits based on PSGA algorithm[J].Acta Electronica Sinica,2013,41(8):1542-1548.(in Chinese)
[2] Liu Q,Mak T,Zhang T,Niu X,Luk W,Yakovlev A.Power-adaptive computing system design for solar-energy-powered embedded systems[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2015,23(8):1402-1414.
[3] Zhang C X,Liu L,Xu W Y,Owall V,Markovic D.A square-root-free matrix decomposition method for energy-efficient least square computation on embedded systems[J].IEEE Embedded Systems Letters,2014,6(4):73-76.
[4] Hautala I,Boutellier J,Hannuksela J,Silven O.Programmable low-power multicore coprocessor architecture for HEVC/H.265 in-loop filtering[J].IEEE Transactions on Circuits and Systems for Video Technology,2015,25(7):1217-1230.
[5] Yoo S.An empirical validation of power-performance scaling:DVFS vs multi-core scaling in big LITTLE processor[J].IEICE Electronics Express,2015,12(8):1-7.
[6] Li S, Broekaert F.Low-power scheduling with DVFS for common RTOS on multicore platforms[A].ACM SIGBED Review-Special Issue on Embedded Operating System Workshop[C].New York,USA:ACM Press,2014.32-37.
[7] You D,Chung K.Dynamic voltage and frequency scaling framework for low-power embedded GPUs[J].Electronics Letters,2012,48(21):1333-1334.
[8] Zhuravlev S,Saez J C,Blagodurov S,Fedorova A,Prieto M.Survey of energy-cognizant scheduling techniques[J].IEEE Transactions on Parallel and Distributed System,2013,24(7):1447-1464.
[9] Anagnostopoulos I,Chabloz J M,Koutras I,Bartzas A,Hemani A,Soudr is D.Power-aware dynamic memory management on many-core platforms utilizing DV FS[J].ACM Transactions on Embedded Computing Systems,2013,13(1):1208-1218.
[10] Cho S J,Yun S H,Jeon J W.A powersaving DVFS algorithm based on ope rational intensity for embedded systems[J].IEICE Electronics Express,2015,12(3):1-7.
[11] Nogues E,Berrada R,Pelcat M,et al.A DVFS based HEVC decod er for energy-efficient software implementation on embedded processors[A].IE EE International Conference on Multimedia & Expo[C].Turin,Italy:IEEE,2015.1-6.
[12] Deng Z,Zeng G,Wang W.Energy consumption analysis satisfying time energy probability constraints for modern DVFS microprocessor[J].IETE Tec hnical Review,2015,32(4):260-272.
[13] Jevtic R,Hanh-PhucL,Blagojevic M,Bailey S,Asanovic K,Alon E,Nikolic B.Per-core DVFS with switched-capacitor converters for energy efficiency in many-core processors[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2015,23(4):723-730.
[14] Igual F D,Ali M,Friedmann A,Stotzer E,Wentz T.Unleashing the high-performance and low-power of multi-core DSPs for general-purpose HPC[A].Proceedings of the International Conference on High Performance Computing,Networking,Storage and Analysis[C].Los Alamitos,USA:IEEE Computer Society Press,2012.53-63.
[15] Chen K,Duan Y,Sun J,Guo Z.Towards efficient wavefront parallel encoding of HEVC:Parallelism analysis and improvement[A].IEEE International Workshop on Multimedia Signal Processing[C].USA:IEEE Computer Society P ress,2014.1-6. |