[1] 王真,江建慧.基于概率转移矩阵的串行电路可靠度计算方法[J].电子学报,2009,37(2):241-247. Wang Z,Jiang J H.A serial method of circuit reliability calculation based on probabilistic transfer matrix[J].Acta Electronica Sinica,2009,37(2):241-247.(in Chinese)
[2] E Taylor,J Han,J Fortes.Towards accurate and efficient reliability modeling of nanoelectronic circuits[A].Proceedings ofSixth IEEE Conference on Nanotechnology[C].Ohio,USA:IEEE Computer Society,2006.395-398.
[3] J Han,E Taylor,J Gao,et al.Reliability modeling of nanoelectronic circuits[A].Proceedings of 5th IEEE Conference on Nanotechnology,2005[C].Nagoya,Japan:IEEE Computer Society,2005.104-107.
[4] G Norman,D Parker,M Kwiatkowska,et al.Evaluating the reliability of NAND multiplexing with PRISM[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(10):1629-1637.
[5] 肖杰,江建慧,等.一个面向缺陷分析的电路成品率与可靠性的关系模型[J].电子学报,2014,(04):747-755. XIAO Jie;JIANG Jian-hui,et al.A defect analysis-oriented relation model of circuit yield and reliability[J].Acta Electronica Sinica,2005,24(10):1629-1637.(in Chinese)
[6] N Miskov-Zivanov,D Marculescu.Soft error rate analysis for sequential circuits[A].Proceedings of Design,Automation & Test in Europe Conference & Exhibition[C].Nice,France:IEEE Computer Society,2007.1-6.
[7] N Miskov-Zivanov,D Marculescu.Modeling and optimization for soft-error reliability of sequential circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2008,27(5):803-816.
[8] H Asadi,et al.Soft error modeling and protection for sequential elements[A].Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems[C].Monterey,USA:IEEE Computer Society,2005.463-471.
[9] S J S Mahdavi,K Mohammadi.SCRAP:Sequential circuits reliability analysis program[J].Microelectronics Reliability,2009,49(7):924-933.
[10] M R Choudhury,K Mohanram.Accurate and scalable reliability analysis of logic circuits[A].Proceedings of IEEE/ACM Conference on Design,Automation & Test in Europe Conference & Exhibition,2007[C].Nice Acropolis,France:IEEE Computer Society,2007.1-6.
[11] M R Choudhury,K Mohanram.Reliability analysis of logic circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2009,28(3):392-405.
[12] K Lingasubramanian,S Bhanja.Probabilistic error modeling for sequential logic[A].Proceedings of the 7th IEEE Conference on Nanotechnology[C].Hong Kong:IEEE Computer Society,2007.616-620.
[13] K Lingasubramanian,S Bhanja.An error model to study the behavior of transient errors in sequential circuits[A].Proceedings of the 22nd International Conference on VLSI Design[C].New Delhi,India:IEEE Computer Society,2009.485-490.
[14] S Krishnaswamy,G F Viamontes,I L Markov,et al.Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A].Proceedings of the IEEE/ACM Conference on Design,Automation and Test in Europe[C].Orlando,USA:IEEE Computer Society,2005.282-287.
[15] C Ouyang,j Jiang,j Xiao.Reliability evaluation of flip-flops based on probabilistic transfer matrices[A].Proceedings of the 16th IEEE Pacific Rim International Symposium on Dependable Computing(PRDC)[C].Tokyo:IEEE Computer Society,2010.239-240.
[16] D Cheng.Semi-tensor product of matrices and its application to Morgen's problem[J].Science in China Series F:Information Sciences,2001,44(3):195-212.
[17] 欧阳城添,江建慧.基于概率转移矩阵的时序电路可靠度计算方法[J].电子学报,2013,41(1):171-177. Ouyang C,Jiang J.Reliability estimation of sequential circuit based on probabilistic transfer matrices[J].Acta Electronica Sinica,2013,41(1):171-177.(in Chinese) |