面向分组密码的可重构异构多核并行处理架构

doi:10.3969/j.issn.0372-2112.2017.06.005

电子学报 ›› 2017, Vol. 45 ›› Issue (6): 1311-1320.DOI: 10.3969/j.issn.0372-2112.2017.06.005

面向分组密码的可重构异构多核并行处理架构

冯晓¹, 李伟², 戴紫彬¹, 马超¹, 李功丽¹

1. 解放军信息工程大学, 河南郑州 450000;
2. 复旦大学专用集成电路与系统国家重点实验室, 上海 20123

收稿日期:2015-12-21 修回日期:2016-04-08 出版日期:2017-06-25
- 通讯作者:
- 李伟
- 作者简介:
- 冯晓女,1987年生于河北衡水.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计.E-mail:fengxiaoisl@163.com;戴紫彬 男,1966年生于河南商丘.信息工程大学教授,博士生导师.研究方向为专用芯片设计、可重构芯片、可重构SoC设计;马超男,1988年生于陕西西安.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计;李功丽 女,1981年生于信阳.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计.
- 基金资助:
- 国家自然科学基金 (No.61404175）

Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

FENG Xiao¹, LI Wei², DAI Zi-bin¹, MA Chao¹, LI Gong-li¹

1. PLA Information Engineering University, Zhengzhou, Henan 450000, China;
2. State Key Laboratory of Special Integrated Circuit and System, Fudan University, Shanghai 20123, China

Received:2015-12-21 Revised:2016-04-08 Online:2017-06-25 Published:2017-06-25

摘要/Abstract

摘要：

现有的可重构分组密码实现结构中，专用指令处理器吞吐率不高，阵列结构资源利用率低、算法映射过程复杂.为此，设计了分组密码可重构异构多核并行处理架构RAMCA（Reconfigurable Asymmetrical Multi-Core Architecture），分析了典型SP（AES-128）、Feistel（SMS4）、L-M（IDEA）及MISTY（KASUMI）结构算法在RAMCA上的映射过程.在65nm CMOS工艺下完成了逻辑综合和功能仿真.实验表明，RAMCA工作频率可达到1GHz，面积约为1.13mm²，消除工艺影响后，对各分组密码算法的运算速度均高于现有专用指令处理器以及Celator、RCPA和BCORE等阵列结构密码处理系统.

关键词: 分组密码, 异构多核, 可重构, 并行处理, 密码处理器

Abstract:

Among the existing reconfigurable block cipher hardware structures,the special instruction processor does not achieve high throughput rate,while resource utilization of the reconfigurable block cipher processing array is low and mapping process is very complicated.Therefore,the reconfigurable asymmetrical multi-core architecture (RAMCA) for block cipher was designed.Mapping processes of typical structures,which were SP (AES-128),Feistel (SMS4),L-M (IDEA) and MISTY (KASUMI),was analyzed.Hardware implementation was designed and synthesized in a 65nm CMOS process.The experimental area is about 1.13sq mm while frequency reaches 1GHz.After the influence of the process is eliminated,the performance of RAMCA is higher than that of other special instruction processors and most of the reconfigurable block cipher processing arrays,such as Celator,RCPA,BCORE,etc.

Key words: block cipher, heterogeneous multi-core, reconfigurable, parallel processing, cipher processor

中图分类号:

TN492

冯晓, 李伟, 戴紫彬, 马超, 李功丽. 面向分组密码的可重构异构多核并行处理架构[J]. 电子学报, 2017, 45(6): 1311-1320.

FENG Xiao, LI Wei, DAI Zi-bin, MA Chao, LI Gong-li. Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher[J]. Acta Electronica Sinica, 2017, 45(6): 1311-1320.

参考文献

[1] COMPTON K,HAUCK S. Reconfigurable computing:a survey of systems and software[J]. ACM Computing Surveys,2002,34(2):171-210.
[2] WU L,WEAVER C,AUSTINT. CryptoManiac:A fast flexible architecture for secure communication[J]. Computer Architecture:Proceedings Annual International Symposium 2001,29(2):110-119.
[3] 黄伟.面向云计算的性能与功耗可配置安全终端技术研究[D].上海:复旦大学,2011.
[4] BOSSUET L,GRAND M,GASPAR L,et al. Architectures of flexible symmetric key crypto engines-a survey:from hardware coprocessor to multi-crypto-processor system on chip[J]. ACM Computing Surveys,2013,45(4):115-123.
[5] GRAND M,BOSSUET L,GAL B L,et al. Design and implementation of a multi-core crypto-processor for software defined radios[A]. Andreas Koch. Reconfigurable Computing:Architectures,Tools and Applications[C]. Berlin:Springer Berlin Heidelberg,2011. 29-40.
[6] 杨晓辉,戴紫彬,张永福. 可重构分组密码处理结构模型研究与设计[J]. 计算机研究与发展,2009,46(6):962-967. YANG Xiao-hui, DAI Zi-bin,ZHANG Yong-fu.Research and design of reconfigurable computing targeted at block cipher processing[J]. Journal of Computer Research and Development, 2009, 46(6):962-967. (in Chinese)
[7] 陈韬,罗兴国,李校南,等. 一种基于流处理框架的可重构分簇式分组密码处理结构模型[J]. 电子与信息学报,2014,12(12):3027-3034. CHEN Tao,LUO Xing-guo,LI Xiao-nan,et al.An architecture of stream based reconfigurable clustered block cipher processing array[J]. Journal of Electronics & Information Technology,36(12):3027-3034.(in Chinese)
[8] SAYILAR G,CHIOU D. Cryptoraptor:high throughput reconfigurable cryptographic processor[A].Marculescu D. The IEEE/ACM International Conference on.Computer-Aided Design[C]. San Jose,CA:IEEE,2014.155-161.
[9] 孟涛,戴紫彬. 分组密码处理器的可重构分簇式架构[J]. 电子与信息学报,2009,2(2):453-456. MENG Tao DAI Zi-bin.Reconfigurable clustered architecture of block cipher processor[J]. Journal of Electronics & Information Technology,2009,31(2):453-456.(in Chinese)
[10] SAYILAR G. Cryptoraptor:High Throughput Reconfigurable Cryptographic Processor for Symmetric Key Encryption and Cryptographic Hash Functions[D]. Texas:The University of Texas at Austin,2014.
[11] 夏辉,贾智平,张峰,李新,陈仁海,EdwinH.-M.Sha. AES专用指令处理器的研究与实现[J]. 计算机研究与发展,2011,48(08):1554-1562. XIA Hui,JIA Zhiping,ZHANG Feng,et al.The research and application of a specific instruction processor for AES[J].Journal of Computer Research and Development,2011,48(08):1554-1562. (in Chinese)
[12] LI R,Sun B,LI C,et al. Differential fault analysis on sms4 using a single fault[J]. Information Processing Letters,2011,111(4):156-163.
[13] BIHAM E,DUNKELMAN O,KELLER N,et al. New attacks on IDEA with at least 6 rounds[J]. Journal of Cryptology,2015,28(2):209-239.
[14] DUNKELMAN O,KELLER N,SHAMIR A. A practical-time related-key attack on the KASUMI cryptosystem used in GSM and 3G telephone[J]. Journal of Cryptology,2014,27(4):824-849.
[15] 李曼曼,陈少真. 对ARIA算法中间相遇攻击的改进[J]. 通信学报,2015,36(3):277-282. LI Man-man,CHEN Shao-zhen.Improved meet-in-the-middle attack on ARIA cipher[J].Journal on Communications,2015,36(3):277-282.(in Chinese)
[16] SUGIO N,AONO H,SEKINO K,et al. A new higher order differential of Camellia[A]. Kasai K. The International Symposium on Information Theory and Its Applications (ISITA)[C]. Melbourne Australia:IEEE,2014.478-482.
[17] BUCHTY R. CRYPTONITE-A Programmable Crypto Processor Architecture for High-bandwidth Applications[D]. Munchen:Institut fur Informatik der Technischen Universitat Munchen,2002.
[18] THEODOROPOULOS D,PAPAEFSTATHIOU I,PNEVMATIKATOS D.N. CCproc:An efficient cryptographic coprocessor[A]. Torres L. The 16th IFIP/IEEE International Conference on Very Large Scale Integration[C]. Montpellier France:IEEE,2008.160-163.
[19] FRONTE D,PEREZ A,PAYRAT E. Celator:A multi-algorithm cryptographic co-processor[A]. Cumplido R. The International Conference on Reconfigurable Computing and FPGAs[C]. Cancun,Mexico:IEEE,2008:438-443.
[20] 郭岩松,刘雷波. 一种面向分组密码的粗粒度可重构阵列及AES算法映射[J]. 微电子学与计算机,2015,32(09):1-5. GUO Yan-song,LIU Lei-bo.A block cipher oriented coarse-grained reconfigurable array and AES algorithm mapping[J].Microelectronics & Computer,2015,32(09):1-5.(in Chinese)
[21] LIU B. BAAS B M. Parallel AES encryption engines for many-core processor arrays[J].IEEE Transactions on Computers,2013,62(3):536-547.

面向分组密码的可重构异构多核并行处理架构

Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

[1]	朱旭, 杨健, 杨涛. 中心频率与输出端口可重构的新型滤波分支线电桥[J]. 电子学报, 2022, 50(6): 1331-1335.
[2]	许皓文, 陆浩, 王振占. 高光谱微波辐射计系统中2GHz带宽数字谱仪设计[J]. 电子学报, 2022, 50(6): 1472-1479.
[3]	欧庆于, 罗芳, 吴晓平, 杨鹏. 基于电压毛刺故障扰动的分组密码安全性度量方法研究[J]. 电子学报, 2021, 49(3): 417-423.
[4]	马宿东, 金晨辉, 关杰. 一类ARIA型扩散结构分支数的研究[J]. 电子学报, 2020, 48(3): 449-455.
[5]	李航, 任炯炯, 陈少真. 减轮LEA密码算法的积分攻击[J]. 电子学报, 2020, 48(1): 17-27.
[6]	王念平. 一类分组密码变换簇抵抗线性密码分析的安全性评估[J]. 电子学报, 2020, 48(1): 137-142.
[7]	杜怡然, 南龙梅, 戴紫彬, 李伟. 可重构分组密码逻辑阵列加权度量模型及高能效映射算法[J]. 电子学报, 2019, 47(1): 82-91.
[8]	郑鹏帅, 陈婧, 姚佩, 崔建利, 张斌珍, 段俊萍, 王万军. 基于液态金属的柔性频率可重构CPW天线设计[J]. 电子学报, 2018, 46(9): 2276-2282.
[9]	肖玮, 陈性元, 包义保. 可重构信息安全系统研究综述[J]. 电子学报, 2017, 45(5): 1240-1248.
[10]	马超, 李伟, 戴紫彬, 冯晓. 新型可重构移位-置换单元研究与设计[J]. 电子学报, 2017, 45(5): 1025-1034.
[11]	王寿成, 严迎建, 徐进辉. 基于流体系结构的高效能分组密码处理器研究[J]. 电子学报, 2017, 45(4): 937-943.
[12]	伊文坛, 田亚, 陈少真. 减缩轮PRIDE算法的线性分析[J]. 电子学报, 2017, 45(2): 468-476.
[13]	朱玉飞, 戴紫彬, 徐进辉, 李功丽. 流体系结构密码处理器存储系统的研究与设计[J]. 电子学报, 2017, 45(12): 2957-2964.
[14]	王寿成, 李功丽, 严迎建, 徐进辉. 面向分组密码的四维度并行处理架构研究[J]. 电子学报, 2017, 45(10): 2457-2463.
[15]	李浪, 李肯立, 贺位位, 邹祎, 刘波涛. Magpie:一种高安全的轻量级分组密码算法[J]. 电子学报, 2017, 45(10): 2521-2527.