电子学报 ›› 2017, Vol. 45 ›› Issue (6): 1311-1320.DOI: 10.3969/j.issn.0372-2112.2017.06.005

• 学术论文 • 上一篇    下一篇

面向分组密码的可重构异构多核并行处理架构

冯晓1, 李伟2, 戴紫彬1, 马超1, 李功丽1   

  1. 1. 解放军信息工程大学, 河南郑州 450000;
    2. 复旦大学专用集成电路与系统国家重点实验室, 上海 20123
  • 收稿日期:2015-12-21 修回日期:2016-04-08 出版日期:2017-06-25
    • 通讯作者:
    • 李伟
    • 作者简介:
    • 冯晓 女,1987年生于河北衡水.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计.E-mail:fengxiaoisl@163.com;戴紫彬 男,1966年生于河南商丘.信息工程大学教授,博士生导师.研究方向为专用芯片设计、可重构芯片、可重构SoC设计;马超 男,1988年生于陕西西安.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计;李功丽 女,1981年生于信阳.信息工程大学博士生.研究方向为多核处理器、密码专用芯片设计.
    • 基金资助:
    • 国家自然科学基金 (No.61404175)

Reconfigurable Asymmetrical Multi-core Architecture for Block Cipher

FENG Xiao1, LI Wei2, DAI Zi-bin1, MA Chao1, LI Gong-li1   

  1. 1. PLA Information Engineering University, Zhengzhou, Henan 450000, China;
    2. State Key Laboratory of Special Integrated Circuit and System, Fudan University, Shanghai 20123, China
  • Received:2015-12-21 Revised:2016-04-08 Online:2017-06-25 Published:2017-06-25

摘要:

现有的可重构分组密码实现结构中,专用指令处理器吞吐率不高,阵列结构资源利用率低、算法映射过程复杂.为此,设计了分组密码可重构异构多核并行处理架构RAMCA(Reconfigurable Asymmetrical Multi-Core Architecture),分析了典型SP(AES-128)、Feistel(SMS4)、L-M(IDEA)及MISTY(KASUMI)结构算法在RAMCA上的映射过程.在65nm CMOS工艺下完成了逻辑综合和功能仿真.实验表明,RAMCA工作频率可达到1GHz,面积约为1.13mm2,消除工艺影响后,对各分组密码算法的运算速度均高于现有专用指令处理器以及Celator、RCPA和BCORE等阵列结构密码处理系统.

关键词: 分组密码, 异构多核, 可重构, 并行处理, 密码处理器

Abstract:

Among the existing reconfigurable block cipher hardware structures,the special instruction processor does not achieve high throughput rate,while resource utilization of the reconfigurable block cipher processing array is low and mapping process is very complicated.Therefore,the reconfigurable asymmetrical multi-core architecture (RAMCA) for block cipher was designed.Mapping processes of typical structures,which were SP (AES-128),Feistel (SMS4),L-M (IDEA) and MISTY (KASUMI),was analyzed.Hardware implementation was designed and synthesized in a 65nm CMOS process.The experimental area is about 1.13sq mm while frequency reaches 1GHz.After the influence of the process is eliminated,the performance of RAMCA is higher than that of other special instruction processors and most of the reconfigurable block cipher processing arrays,such as Celator,RCPA,BCORE,etc.

Key words: block cipher, heterogeneous multi-core, reconfigurable, parallel processing, cipher processor

中图分类号: