[1] Qiang Ma,Evangeline F Y Young.Multivoltage floorplan design[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(4):607-617.
[2] Chu Zhufei,Xia Yinshui,Wang Lunyao,Wang Jian.Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engine[J].Microelectronics Journal,2014,45(4):382-393.
[3] Jai-Ming Lin,Zhi-Xiong Hung.SKB-Tree:A fixed-outline driven representation for modern floorplanning problems[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2012,20(3):473-484.
[4] Qian Zaichen,Evangeline F.Y.Young.Multi-voltage floorplan design with optimal voltage assignment[A].Proceedings of the 2009 international Symposium on Physical Design[C].New York:ACM,2009.13-18.
[5] 杜世民,夏银水,储著飞,杨润萍.电压岛驱动的多级布图规划优化算法[J].西安电子科技大学学报(自然科学版),2015,42(6):184-190. Du Shi-min,Xia Yin-shui,Chu Zhu-fei,Huang Cheng,Yang Run-ping.Voltage island-driven multilevel floorplanning optimization algorithm[J].Journal of Xidian University,2015,42(6):184-190.(in Chinese)
[6] Aminollah Mahabadi,Ahmad Khonsari,Behnam Khodabandeloo,et al.Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems[J].Integration,the VLSI Journal,2015,48(1):21-35.
[7] Zhen Meng,Song Chen,Lu Huang.Irregularly shaped voltage islands generation with hazard and heal strategy[A].IEEE 16th International Symposium on Quality Electronic Design[C].California:IEEE,2015.1-4.
[8] Wan-Ping Lee,Hung-Yi Liu,Yao-Wen Chang.An ILP algorithm for post-floorplanning voltage-island generation[A].Proceedings of the 2007 IEEE/ACM International Conference on Computer-Aided Design[C].New Jersey:IEEE Press,2007.650-655.
[9] Wai-Kei Mak,Jr-Wei Chen.Voltage island generation under performance requirement for SoC designs[A].Proceedings of the Asia and South Pacific Design Automation Conference[C].Washington,DC:IEEE Computer Society,2007.798-803.
[10] S N.Adya,I L Markov.Fixed-outline Floorplanning:enabling hierarchical design[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2003,11(6):1120-1135.
[11] D F Wong,C L Liu.A new algorithm for floorplan design[A].Proceedings of the 23rd ACM/IEEE Design Automation Conference[C].Las Vegas:IEEE Computer Society Press,1986.101-107.
[12] 杜世民,夏银水,储著飞,等.面向软模块的稳定固定边框布图规划算法[J].电子与信息学报,2014,36(5):1258-1265. Du Shi-min,Xia Yin-shui,Chu Zhu-fei,et al. A stable fixed-outline floorplanning algorithm for soft module[J].Journal of Electronics & Information Technology,2014,36(5):1258-1265.(in Chinese)
[13] Yan J Z,Chu Chris.DeFer:deferred decision making enabled fixed-outline floorplanning algorithm[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(3):367-381.
[14] P Sivaranjani,A Senthil Kumar.Thermal-aware non-slicing VLSI floorplanning using a smart decision-making PSO-GA based hybrid algorithm[J].Circuits,Systems,and Signal Processing,2015,34(11):3521-3542.
[15] 王伟,张欢,方芳,等.2TF:一种协同考虑过硅通孔和热量的三维芯片布图规划算法[J].电子学报,2012,40(5):971-976. WANG Wei,ZHANG Huan,FANG Fang,et al..TF:A collaborative considered TSV and thermal floorplanning algorithm for three-dimensional chip[J].Acta Electronica Sinica,2012,40(5):971-976.(in Chinese) |