[1] W Wu,N Seifert.MBU-Calc:A compact model for Multi-Bit Upset (MBU) SER estimation[A].IEEE International on Reliability Physics Symposium (IRPS)[C].Monterey,CA:2015.SE.2.1-SE.2.6.
[2] C Frenkel,J D Legat,D Bol.A Partial Reconfiguration-based scheme to mitigate Multiple-Bit Upsets for FPGAs in low-cost space applications[A].10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)[C].Bremen:2015.1-7.
[3] M Ebrahimi,M B Tahoori.Stepped parity:A low-cost multiple bit upset detection technique[A].IEEE International on Test Conference (ITC)[C].Anaheim,CA:2015.1-8.
[4] W Wei,K Namba,Y B Kim,F Lombardi.A novel scheme for tolerating Single Event/Multiple Bit Upsets (SE/MBU) in non-volatile memories[J].IEEE Transactions on Computers,2016,65(3):781-790.
[5] 郭红霞,罗尹虹,姚志斌,等.亚微米特征工艺尺寸静态随机存储器单粒子效应实验研究[J].原子能科学技术,2010,44(12):1498-1504. Guo Hongxia,Luo Yinhong,Yao Zhibin et al.Experimental research of SEU and SEL in high density SRAMs with sub-micron feature sizes[J].Atomic Energy Science and Technology,2010,44(12):1498-1504.(in Chinese)
[6] 吴军强,梁军.基于图论的故障诊断技术及其发展[J].机电工程,2003,05:188-190. Wu Junqiang,Liang Jun.Technology and development of fault diagnosis based on graph theory[J].Mechanical & Electrical Engineering Magazine,2003,05:188-190.(in Chinese)
[7] Yuan,Haibin,J Li,Q Wang.Research on directed fault propagation graph model and optimization[A].9th International Conference on Electronic Measurement & Instruments[C].Beijing:2009.241-245.
[8] Yuan Haibin.Development of simulation model based on directed fault propagation graph[A].International Conference on Computer Application and System Modeling (ICCASM)[C].Taiyuan:2010.686-690.
[9] F Yang,D Xiao,S L Shah.Signed directed graph-based hierarchical modelling and fault propagation analysis for large-scale systems[J].IET Control Theory & Applications,2013,7(4):537-550.
[10] Yan Xiaobo,Wang Yichen,Li Jianxing.Signal-component fault propagation model for embedded software[A].First International Conference on Reliability Systems Engineering (ICRSE)[C].Beijing:2015.1-8.
[11] M Halbach,R Hoffmann.Implementing cellular automata in FPGA logic[A].18th International on Parallel and Distributed Processing Symposium[C].Santa Fe,New Mexico:2004.258-262.
[12] S Murtaza,A G Hoekstra,P M A Sloot.Performance modeling of 2D cellular automata on FPGA[A].International Conference on Field Programmable Logic and Applications (FPL)[C].Amsterdam:2007.74-78.
[13] 吴继梅.基于元胞自动机的电路故障传播建模与应用研究[D].上海:东华大学,2008. Wu Jimei.Modeling and application of circuit fault propagation based on cellular automata[D].Shanghai:Donghua University,2008.(in Chinese)
[14] 何伟.SRAM型FPGA单粒子故障传播特性与测试方法研究[D].长沙:国防科学技术大学,2011. He Wei.Characteristic and testing methodology of SEE soft error propagation in SRAM-based FPGA[D].Changsha:National University of Defense Technology,2011.(in Chinese)
[15] Yan Xiaobo,Wang Yichen,Zhu Anzhi,Wang Yikun.A fault propagation model for embedded software[A].IEEE International Conference on Software Quality,Reliability and Security-Companion (QRS-C)[C].Vancouver,BC:2015.72-79.
[16] Y Wang,Hao Shi,Limin Jia,Shuai Lin,Lei Guo.Multi paths fault propagation model for network modeled system[A].11th World Congress on Intelligent Control and Automation (WCICA)[C].Shenyang:2014.5915-5920.
[17] 李果,高建民,高智勇,姜洪权.基于小世界网络的复杂系统故障传播模型[J].西安交通大学学报,2007,03:334-338. Li Guo,Gao Jianmin,Gao Zhiyong,Jiang Hongquan.Failure propagation model of complex system based on small world net[J].Journal of Xi'an Jiaotong University,2007,03:334-338.(in Chinese)
[18] Jianmin Gao,Guo Li,Zhiyong Gao.Fault propagation analysis for complex system based on small-world network model[A].RAMS on Reliability and Maintainability Symposium[C].Las Vegas,NV:2008.359-364.
[19] M M Ibrahim,K Asami,M Cho.Evaluation of SRAM based FPGA performance by simulating SEU through fault injection[A].6th International Conference on Recent Advances in Space Technologies (RAST)[C].Istanbul:2013.649-654.
[20] 刘智斌,王伶俐,周学功,等.基于动态局部重配置的FPGA抗辐射模拟[J].计算机工程,2010,36(14):218-220,226. Liu Zhibin,Wang Lingli,Zhou Xuegong et al.Radioresistance emulation of FPGA based on dynamic partial reconfiguration[J].Computer Engineering,2010,36(14):218-220,226.(in Chinese)
[21] K Ma,L Wang,X Zhou,S X D Tan,J Tong.General switch box modeling and optimization for FPGA routing architectures[A].International Conference on Field-Programmable Technology (FPT)[C].Beijing,2010.320-323.
[22] 江峻.FDP FPGA芯片可编程逻辑单元建模与故障测试[D].上海:复旦大学,2010.
[23] 复旦大学.FPGA/SOPC后端编译软件[简称:FDE软件] V1.0[CP/CD].著作权登记号:2013SR067117. |