[1] BOOTH A D.A signed binary multiplication technique[J].Quarterly Journal of Mechanics & Applied Mathematics,1951,4(2):236-240.
[2] HoonPARK,AnpingHE,et al.Modular timing constraints for delay-insensitive systems[J].Journal of Computer Science and Technology,2016,31(1):77-106.
[3] PEETERS A,BEEST F T,et al.Click elements:an implementation style for data-driven compilation[A].Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits & Systems[C].USA:IEEE,2010.3-14.
[4] Xilinx.The FPGA Specification[DB/OL].http://www.xilinx.com,2015-05-30.
[5] 梁峰,邵志标,梁晋.Radix-16 Booth流水线乘法器的计[J].西安交通大学学报,2006,40(10):1111-1114. LIANG Feng,SHAO Zhibiao,LIANG Jin.Design of Radix-16 booth pipeline multiplier[J].Journal of Xi'an Jiaotong University,2006,40(10):1111-1114.(in Chinese)
[6] 焦继业,穆荣,郝跃.快速设计高性能有符号乘法器电路的编程语言研究[J].电子学报,2013,41(11):2256-2261. JIAO Jiye,MU Rong,HAO Yue.A programming language for rapid design of high performance signed multiplier circuits[J].Acta Electronica Sinica,2013,41(11):2256-2261.(in Chinese)
[7] 陈弘毅,岳震五,顾群.一种位级流水线乘法器的设计[J].电子学报,1992,20(5):39-46. CHEN Hongyi,YUE Zhenwu,GU Qun.A design on the bit-level pipelined multiplier[J].Acta Electronica Sinica,1992,20(5):39-46.(in Chinese)
[8] ZHANG S,WANG N,ZHOU R.Power analysis and optimization methods of the pipelined array multiplier[A].Proceedings of the International Conference on ASIC[C].USA:ASIC,2003,Vol2.1231-1234.
[9] Ivan E SUTHERLAND,Jo EBERGEN.Computers without clocks[J].Scientific American,2002,287(2):62-69.
[10] Ivan E SUTHERLAND.Micropipelines[J].Communications of the ACM,1989,32(6):720-738.
[11] PARK C H,CHOI B S,et al.Asynchronous array multiplier with an asymmetric parallel array structure[A].Proceedings of Conference on Advanced Research in VLSI[C].USA:IEEE Computer Society,2001.202-212.
[12] SU Bo,WANG Zhiying,et al.Reducing power consumption of floating-point multiplier via asynchronous technique[A].Proceedings of Fourth International Conference on Computational and Information Sciences[C].USA:IEEE,2012.1360-1363.
[13] YANG Y,YANG Y,et al.A high-speed asynchronous array multiplier based on multi-threshold semi-static NULL convention logic pipeline[A].Proceedings of the IEEE 9th International Conference on ASIC[C].USA:IEEE,2011.633-636.
[14] LIU Y,FURBER S.The design of a low power asynchronous multiplier[A].Proceedings of the International Symposium on Low Power Electronics and Design[C].USA:IEEE,2004.301-306.
[15] KEARNEY D,BERGMANN N W.Bundled data asynchronous multipliers with data dependent computation times[A].Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems[C].USA:IEEE Computer Society,1997.186.
[16] CHEN H,GAO J,SU S,et al.A visual-aided wireless monitoring system design for total hip replacement surgery[J].IEEE Transactions on Biomedical Circuits & Systems,2015,9(2):227-236.
[17] SPARSØ J.Asynchronous circuit design-A tutorial[J].Microlab.ti.bfh.ch,2006,623:1-49.
[18] MULLER D E,BARTKY W S.A theory of asynchronous circuits[J].Radical Philosophy,2010,14(5):204-243.
[19] Ivan SUTHERLAND,Scott FAIRBANKS.GasP:A minimal FIFO control[A].Proceedings of Seventh International Symposium on Asynchronous Circuits and Systems[C].Salt Lake City,Utah,2001.46-53.
[20] BARDSLEY A,EDWARDS D A.The balsa asynchronous circuit synthesis system[A].Forum on Design Languages (FDL)[C].USA:IEEE,2000.1-8.
[21] RONCKEN M,GILLAS M,et al.Naturalized communication and testing[A].Asynchronous Circuits and Systems[C].USA:IEEE,2015.77-84.
[22] 徐加全,候朝焕,张骥.18×18并行流水乘法器芯片设计[J].电子学报,1995,23(2):82-84. XU Jiaquan,HOU Chaohuan,ZHANG Ji.18×18 parallel and pipeline multiplier chip design[J].Acta Electronica Sinica,1995,23(2):82-84.(in Chinese)
[23] OLIVEIRA D L,STRUM M,SATO S S.Burst-mode asynchronous controllers on FPGA[J].International Journal of Reconfigurable Computing,2008(1):1687-7195. |