[1] Mahapatra S,Alam M A,Bharath K P,et al.Negative bias temperature instability in CMOS device[J].Microelectronic Engineering,2005,80(17):114-121.
[2] 郝跃,刘红侠.微纳米MOS器件可靠性与失效机理[M].北京:科学出版社,2008.1-18.
[3] Huard V,Denais M,Parthasarathy C.NBTI degradation:From physical mechanisms to modeling[J].Microelectronics Reliability,2006,46:1-23.
[4] S Mahapatra,N Goel,S Desai,et al.A comparative study of different physics-based NBTI models[J].IEEE Transactions Electron Devoces,2013,60(3):901-916.
[5] 张月.PMOSFET器件NBTI效应的物理机制与模型研究[D].西安:西安电子科技大学,2014. Zhang Y.A study on NBTI effect mechanism and modeling with PMOSFET devices[D].XiAn:Xidian University,2014.(in Chinese)
[6] Cao Yan-rong,Yang Yi,Cao Cheng,He Wen-long,et al.Recovery of PMOSFET NBTI under different conditions[J].Chinese.Physics.B,2015,24(9):097304-1-5.
[7] 张城绪.小尺寸pMOSFET器件的NBTI寿命预测方法研究[D].南京:南京大学,2016. Zhang X C.Study on NBTI lifetime prediction method of deeply scaled pMOSFET devices[M].NanJing:Nanjing University,2016.(in Chinese)
[8] Subrat Mishra,Hiu Yung Wong,Ravi Tiwari,et al.Predictive TCAD for NBTI stress-recovery in various device architectures and channel materials[A].2017 IEEE International Reliability Physics Symposium (IRPS)[C].Monterey,CA,USA:IEEE press,2017.6A-3.1-6A-3.8.
[9] Theano A.Karatsori,Christoforos G,Theodorou.Characterization and modeling of NBTI in nanoscale ultra thin body ultrathin box FD-SOI MOSFETs[J].IEEE Transactions on Electron Devices,2016,63(12):4913-4918.
[10] 曹建民,贺威,黄思文,张旭琳.pMOS器件直流应力负偏置温度不稳定性效应随器件基本参数变化的分析[J].物理学报,2012,61(21):217305-1-8. Cao J M,He W,Huang S W,Zhang X L.Dependence of the DC stress negative bias temperature instability effect on basic device parameters in pMOSFET[J].Acta Phys Sin,2012,61(21):217305-1-8.(in Chinese)
[11] Toyoji Yamamoto,Ken'ichi Uwasawa,and tohru mogami.bias temperature instability in scaled p+polysilicon gate p-MOSFET's[J].IEEE Traransactions Electron Devices,1999,46(5):921-926.
[12] Lei Jin,Mingzhen Xu.Effect of channel length on NBTI in sub-100nm CMOS technology[A].20082nd IEEE International Nanoelectronics Conference[C].Shanghai,China:IEEE Conference Publications,2008.597-600.
[13] G Cellere,M G Valentini,A Paccagnella.Effect of channel width,length,and latent damage on NBTI[A].2004 IEEE International Conference on Integrated Circuit Design and Technology[C].Austin,TX,USA:IEEE,2004.303-306.
[14] CAO Yan-Rong,MA Xiao-Hua,HAO Yue,et al.Effect of channel length and width on NBTI in ultra deep sub-micron PMOSFETs[J].Chinese Physics Letters,2010,27(3):037301-1-4.
[15] Schroder D K,Babcock J A.Negative bias temperature instability:road to cross in deep submicron silicon semiconductor manufacturing[J].Journal of Applied Physics,2003,94(1):1-18.
[16] S Chakravarthi,A Krishnan,V Reddy,et al.A comprehensive framework for predictive modeling of negative bias temperature instability[A].In International Reliability Physics Symposium (IRPS)[C].Phoenix,AZ,USA:Reliability Physics Symposium Proceedings,2004.42nd Annual.2004 IEEE International,2004.273-282.
[17] S N Rashkeev,D M Fleetwood,R D Schrimpf,et al.Defect generation by hydrogen at the Si-SiO2 interface[J].Physical Review Letters.2002,87(16):165506. |