[1] 欧阳一鸣,何鑫城,等.针对路径故障与局部拥塞的NoC容错路由算法[J].电子学报,2016,44(4),920-925. Ouyang Y,He X,et at.A fault-tolerant routing algorithm aiming at a path fault and local congestion in NoC[J].Acta Electronica Sinica,2016,44(4):920-925.(in Chinese)
[2] 姚磊,蔡觉平,等.基于内建自测技术的Mesh结构NoC无虚通道容错路由算法[J].电子学报,2012,40(5):983-989. Yao L,Cai J,et al.A fault-tolerant routing algorithm based on BIST for 2D-mesh Network-on-Chip without using virtual channels[J].Acta Electronica Sinica,2012,40(5):983-989.(in Chinese)
[3] Xue S,et al.Parallel FFT implementation based on multi-core DSPs[A].IEEE International Conference on Computational Problem-Solving[C].IEEE,2011.426-430.
[4] Cruz R L.A calculus for network delay,Part I:Network elements in isolation;Part Ⅱ:Network analysis[J].IEEE Transactions on Information Theory,1991,37(1):114-141.
[5] Agrawal R,Cruz R L,Okino C,et al.Performance bounds for flow control protocols[J].IEEE/ACM Transactions on Networking,1999,7(3):310-323.
[6] LeBoudec J-Y,Thiran P.Network Calculus:A Theory of Deterministic Queuing Systems for the Internet:Vol 2050[M].[S.l.]:Springer-Verlag,2001.
[7] Qian Y,Lu Z,Dou W.Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip[A].3rd ACM/IEEE International Symposium on Networks-on-Chip[C].ACM/IEEE,2009.44-53.
[8] Ogras U Y,Bogdan P,Marculescu R.An analytical approach for network-on-chip performance analysis[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(12):2001-2013.
[9] Bogdan P,Marculescu R.Workload characterization and its impact on multicore platform design[A].Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis[C].IEEE/ACM/IFIP,2010.231-240.
[10] Wang J,Li Y,Peng Q.A novel analytical model for network-on-chip using semi-Markov process[J].Advances in Electrical and Computer Engineering,2011,11(1):111-118.
[11] No.RFC 2210,The use of RSVP with IETF integrated services[S]. |