[1] 蔺想红,王向文,张宁,等.脉冲神经网络的监督学习算法研究综述[J].电子学报,2015,43(3):577-586. LIN Xiang-hong,WANG Xiang-wen,ZHANG Ning,et al.Supervised learning algorithms for spiking neural networks:A review[J].Acta Electronica Sinica,2015,43(3):577-586.(in Chinese)
[2] 马立伟,孙义和.片上网络拓朴优化:在离散平面上布局与布线[J].电子学报,2007,35(5):906-911. MA Li-wei,SUN Yi-he.Network-on-chip topology optimizations:Floor-plan and routing on discrete plane[J].Acta Electronica Sinica,2007,35(5):906-911.(in Chinese)
[3] 杨盛光,李丽,高明伦,等.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. YANG Sheng-guang,LI Li,GAO Ming-lun,et al.An energy and delay aware mapping method of NoC[J].Acta Electronica Sinica,2008,36(5):937-942.(in Chinese)
[4] BENINIL,MICHELID,GIOVANNI.Networks on chips:a new SoC paradigm[J].Computer,2002,35(1):70-78.
[5] FIRUZAN A,MODARRESSI M,DANESHTALAB M.Reconfigurable communication fabric for efficient implementation of neural networks[A].10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip[C].IEEE,2015.
[6] CARRILLO S,HARKIN J,MCDAID L J,et al.Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations[J].IEEE Transactions on Parallel and Distributed Systems,2013,24(12):2451-2461.
[7] LIU J,HARKIN J,MCDAID L,et al.Hierarchical Networks-on-Chip interconnect for astrocyte-neuron network hardwar[A].Artificial Neural Networks and Machine Learning[C].Springer International Publishing,2016.382-389.
[8] LIU J,HARKIN J,LIAM P,et al.Scalable Networks-on-chip interconnected architecture for astrocyte-neuron networks[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2016,63(12):2290-2303.
[9] HARKIN J,MORGAN F,MCDAID L,et al.A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks[J].International Journal of Reconfigurable Computing,2009,2009:1-13.
[10] THEOCHARIDES T,LINK G,VIJAYKRISHNAN N,et al.A generic reconfigurable neural network architecture implemented as a network on chip[A].IEEE International SOC Conference[C].IEEE,2004.191-194.
[11] SCHEMMEL J,FIERES J,MEIER K.Wafer-scale integration of analog neural networks[A].Proceedings of the International Joint Conference on Neural Networks[C].IEEE,2008.431-438.
[12] FURBER S B,TEMPLE S,BROWNA.High-performance computing for systems of spiking neurons[J].Engineering,2006,2:29-36.
[13] JIN X,LUJAN M,PLANA L A,et al.Modeling spiking neural networks on SpiNNaker[J].Computing in Science and Engineering,2010,12(5):91-97.
[14] FURBER S B,LESTER D R,PLANAL A,et al.Overview of the SpiNNaker system architecture[J].IEEE Transactions on Computers,2013,62(12):2454-2467.
[15] SEO J-S,BREZZO B,LIU Y,et al.A 45nm CMOS neurosdsdsdsdsmorphic chip with a scalable architecture for learning in networks of spiking neurons[A].IEEE Custom integrated Circuits Conference (CICC)[C].IEEE,2011.1-4.
[16] MEROLLA P A,ARTHUR J V,ALVAREZ-ICAZA R,et al.A million spiking-neuron integrated circuit with a scalable communication network and interface[J].Science,2014,345(6197):668-673.
[17] CARRILLO S,HARKIN J,MCDAID L,et al.Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers[J].Neural Networks,Elsevier Ltd,2012,33:42-57.
[18] IZHIKEVICH E M.Simple model of spiking neurons[J].IEEE Transactions on Neural Networks,2003,14(6):1569-1572.
[19] A.L.HODGKIN,A.F.HUXLEY.A quantitative description of membrane and its application to conduction and excitation in nerve[J].Journal of Physiology,1952,117(4):500-544.
[20] 蔺想红,张田文.指数突触电导IF神经元模型及事件驱动模拟策略[J].电子学报,2008,36(8):1495-1501. LIN Xiang-hong,ZHANG Tiang-wen.An integrate and fire neuron model with exponential synaptic conductances for event-driven simulation strategy[J].Acta Electronica Sinica,2008,36(8):1495-1501.(in Chinese) |