[1] Shan W,Fu X,Xu Z,A secure reconfigurable crypto IC with countermeasures against SPA,DPA and EMA[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2015,34(7):1201-1205.
[2] Liu R.Chaos-based fingerprint images encryption using symmetric cryptography[A].Proc of 9th IEEE International Conference on Fuzzy Systems and Knowledge Discovery[C].Sichuan,China:IEEE,2012.2153-2156.
[3] Ao T,He Z,Dai K.Low-cost bit permutation circuit with concise configuration rule[A].Proceedings of the International Multi Conference of Engineers and Computer Scientists[C].Hong Kong:International Association of Engineers,2015.158-160.
[4] Kolay S,Khurana S.PERMS:a bit permutation instruction for accelerating software cryptography[A].16th Euromicro Conference on Digital System Design[C].Spain:IEEE,2013.963-968.
[5] Dimitrakopoulos G,Mavrokefalidis C,Galanopoulos K,et al.Fast bit permutation unit for media enhanced microprocessors[A].2006 IEEE International Symposium on Circuits and Systems(ISCAS 2006)[C].Greece:IEEE,2006.49-52.
[6] 陈国良,韩雅华.Benes网络的半自动选路法[J].计算机学报,1990,3(3):161-173. Chen Guo Liang,Han Ya Hua.The semi-self-routing algorithms for Benes network[J].Chinese Journal of Computers,1990,3(3):161-173.(in Chinese)
[7] Shan W,Chen X,et al.A novel combinatorics-based reconfigurable bit permutation network and its circuit implementation[J].Chinese Journal of Electronics,2015,24(3):513-523.
[8] Hilewitz Y,Shi Z J,Lee R B.Comparing fast implementations of bit permutation instructions[A].38th IEEE Annual Asilomar Conference on Signals,Systems,and Computers[C].United State:IEEE,2004.1856-1863.
[9] Hilewitz Y,Lee R B.Fast bit gather,bit scatter and bit permutation instructions for commodity microprocessors[J].Journal of Signal Processing Systems,2008,53(1):145-169.
[10] Chang Zhongxiang,Hu Jinshan,MA Chao.Research on shifter based on ibutterfly network[A].17th China Computer Federation[C].Xi Ning,China:2013.92-100.
[11] 常忠祥,戴紫彬,李伟,等.高速比特置换实现技术研究[J].小型微型计算机系统,2015,36(3):627-630. Chang Zhong Xiang,Dai Zi Bin,Li Wei,et al.High-speed bit permutation implementation technology[J].Journal of Chinese Computer Systems,2015,36(3):627-630.(in Chinese)
[12] Rajkumar S,Goyal N K.Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks[J].Journal of Supercomputing,2014,69(1):468-491.
[13] Bistouni F,Jahanshahi M.Pars network:A multistage interconnection network with fault-tolerance capability[J].Journal of Parallel & Distributed Computing,2015,75:168-183.
[14] Hilewitz Y,Lee R B.A new basis for shifters in general-purpose processors for existing and advanced bit manipulations[J].IEEE Transactions on Computers,2009,58(8):1035-1048.
[15] Intel Corporation,Intel 64 and IA-32 Architectures Software Developer's Manual[S].2015
[16] Semiconductor Manufacturing International Corporation.SMIC 65nm Logic Process Standard Cell Library Databook[S].2012.
[17] LIU B,BAAS BM.Parallel AES encryption engines for many-core processor arrays[J].IEEE Transactions on Computers,2013,62(3):536-547. |