[1] 王沁,梁静,齐悦.一种有效缩减AES算法S盒面积的组合逻辑优化设计[J].电子学报,2010,38(4):939-942. WANG Qin,LIANG Jing,QI Yue.The area optimized implementation of S-box in AES algorithm[J].Acta Electronica Sinica,2010,38(4):939-942.(in Chinese)
[2] GUO Xiao-fei,Ramesh Karri.Recomputing with permuted operands:A concurrent error detection approach[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2013,32(10):1595-1608.
[3] Malkin TG,Standaert FX,Yung M.A comparative cost/security analysis of fault attack countermeasures[A].Proceedings of 3rd International Workshop on Fault Diagnosis & Tolerance in Cryptography[C].Yokohama:Springer,2006.159-172.
[4] Maistri P,Leveugle R.Double-data-rate computation as a countermeasure against fault analysis[J].IEEE Transactions on Computers,2008,57(11):1528-1539.
[5] GUO Xiao-fei,Mukhopadhyay D,JIN Cheng-lu,et al.NREPO:Normal basis recomputing with permuted operands[A].Proceedings of the 2014 IEEE International Symposium on Hardware-oriented Security & Trust[C].Arlington:IEEE,2014.118-123.
[6] YEN Chih-hsu,WU Bing-fei.Simple error detection methods for hardware implementation of advanced encryption standard[J].IEEE Transactions on Computers,2006,55(6):720-731.
[7] Karpovsky M,Kulikowski KJ,Taubin A.Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard[A].Proceedings of 34th Annual IEEE/IFIP International Conference on Dependable Systems & Networks[C].Florence:IEEE,2004.93-101.
[8] Mozaffari-Kermani M,Reyhani-Masoleh A.Parity-based fault detection architecture of S-box for advanced encryption standard[A].Proceedings of the 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems[C].Arlington:IEEE,2006.572-580.
[9] WU Shee-yau,YEN Huang-ting.On the S-box architectures with concurrent error detection for the advanced encryption standard[J].Ieice Transactions on Fundamentals of Electronics Communications & Computer Sciences,2006,89-A(10):2583-2588.
[10] Mozaffari-Kermani M,Jalali A,Azarderakhsh R,et al.Reliable inversion in GF(28) with redundant arithmetic for secure error detection of cryptographic architectures[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,37(3):696-704.
[11] 赵佳,韩军,曾晓洋,等.AES算法的并发错误检测方法及其VLSI实现[J].计算机研究与发展,2009,46(4):593-601. ZHAO Jia,HAN Jun,ZENG Xiao-yang,et al.A two-dimensional parity-based concurrent error detection method for AES against differential fault attack and its VLSI implementation[J].Journal of Computer Research and Development,2009,46(4):593-601.(in Chinese)
[12] 晏巍,王奕,李仁发.低成本AES错误检测方案的FPGA实现[J].小型微型计算机系统,2015,36(7):1644-1648. YAN Wei,WANG Yi,LI Ren-fa.Low cost fault detection scheme for AES using FPGA implementation[J].Journal of Chinese Computer Systems,2015,36(7):1644-1648.(in Chinese)
[13] Mozaffari-Kermani M,Reyhani-Masoleh A.Concurrent structure-independent fault detection schemes for the advanced encryption standard[J].IEEE Transactions on Computers,2010,59(5):608-622.
[14] Mozaffari-Kermani M,Reyhani-Masoleh A.A lightweight concurrent fault detection scheme for the AES S-boxes using normal basis[A].Proceedings of 10th International Workshop on Cryptographic Hardware and Embedded Systems[C].Washington:Springer,2008.113-129.
[15] Mozaffari-Kermani M,Reyhani-Masoleh A.A lightweight high-performance fault detection scheme for the advanced encryption standard using composite fields[J].IEEE Transactions on VLSI Systems,2011,19(1):85-91.
[16] Ahmad N.Parity based fault detection techniques for S-box/inv S-box advanced encryption system[J].ARPN Journal of Engineering and Applied Sciences,2015,10(19):9088-9092.
[17] Mozaffari-Kermani M,Reyhani-Masoleh A.A low-power high-performance concurrent fault detection approach for the composite field S-box and inverse S-box[J].IEEE Transactions on Computers,2011,60(9):1327-1340.
[18] Ueno G,Homma N,Sugawara Y,et al.Highly efficient GF(28) inversion circuit based on redundant GF arithmetic and its application to AES design[A].Proceedings of 17th International Workshop on Cryptographic Hardware and Embedded Systems[C].Saint-Malo:Springer,2015.63-80.
[19] Itoh T,Tsujii S.A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases[J].Information and Computation,1988,78(3):171-177.
[20] Breveglieri L,Koren I,Maistri P.An operation-centered approach to fault detection in symmetric cryptography ciphers[J].IEEE Transactions on Computers,2007,56(5):635-649.
[21] Aghaie A,Mozaffari-Kermani M,Azarderakhsh R.Reliable and fault diagnosis architectures for hardware and software-efficient block cipher KLEIN benchmarked on FPGA[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,PP(99):1-1.
[22] ZHANG Xin-miao,Parhi KK.On the optimum constructions of composite field for the AES algorithm[J].IEEE Transactions on Circuits & Systems Ⅱ Express Briefs,2006,53(10):1153-1157.
[23] 曾纯,吴宁,张肖强,等.基于多因子CSE算法的AES S盒电路优化设计[J].电子学报,2014,42(6):1238-1243. ZENG Chun,WU Ning,ZHANG Xiao-qiang,et al.The optimization circuit design of AES S-box based on a multiple-term common subexpression elimination algorithm[J].Acta Electronica Sinica,2014,42(6):1238-1243.(in Chinese)
[24] Bertoni G,Breveglieri L,Koren I,et al.Error analysis and detection procedures for a hardware implementation of the advanced encryption standard[J].IEEE Transactions on Computers,2003,52(4):492-505. |